


SiC MOSFET Bare Die Series

# How to Suppress the Parallel Drive Oscillation in SiC Modules

SiC MOSFET is new generation power device with many excellent features compared to conventional Si devices, including high voltage, large current, high-speed drive, low loss, and high-temperature stability. In recent years, these excellent characteristics are being utilized in electric vehicles (EVs) that require higher power. In these EVs, power modules with several SiC MOSFET dies connected in parallel are increasingly being used for traction inverter circuits.

Meanwhile, using such high-speed power devices connected in parallel may cause parallel drive oscillation ( hereinafter “oscillation” ) between the dies. The dies may be destroyed if an oscillation occurs. Therefore, the development of countermeasures to suppress such oscillation has become a key challenge for the industry.

This application note explains how to suppress oscillations in power modules effectively.



## 1. Basic theory

### 1-1. Mechanism of oscillation

It is known that the equivalent circuit in Fig.1 can be used to evaluate switching devices connected in parallel for the stability analysis [1]. Here,  $L_{dd}$ ,  $L_{gg}$ , and  $L_{ss}$  are parasitic inductances including mutual inductances [2].  $R_{ds}$  is a differential resistance during a switching transient period. For this circuit, a Bode diagram as shown in Fig.2 can be obtained from investigation of the open loop characteristics from  $V_{gs\_i}$  to  $V_{gs\_o}$  using PLECS®. It can be seen in Fig.2 that, since the second pole frequency  $\omega_{p2}$  and the zero frequency  $\omega_z$  are far apart, their phase falls to  $-180^\circ$  or less between them. According to Nyquist stability criterion, an oscillation could occur with a phase of  $-180^\circ$  or less when the gain is 0 dB. This poses an oscillation risk in modules with parallel connected dies.




Fig.1 Equivalent Circuit of Parallel Oscillation




Fig.2 Simulated Bode Diagram of the Circuit shown in Fig.1

The Bode diagram in Fig.2 can be divided into the 1st-order lead, 2nd-order lag, 2nd-order lag, and 2nd-order lead areas in order starting from low frequency side according to the pole frequencies  $\omega_{p1}$ ,  $\omega_{p2}$ , and the zero frequency  $\omega_z$ . Therefore,  $G(s)$ , the open-loop transfer function for this system, can be expressed with the following equation:

$$G(s) = \frac{sK \cdot \omega_{p1}^2 \omega_{p2}^2}{\omega_z^2} \cdot \frac{(s^2 + 2\zeta_z \omega_z s + \omega_z^2)}{(s^2 + 2\zeta_{p1} \omega_{p1} s + \omega_{p1}^2)(s^2 + 2\zeta_{p2} \omega_{p2} s + \omega_{p2}^2)}$$

where  $K$  is the differential coefficient and  $\zeta_{p1}$ ,  $\zeta_{p2}$ , and  $\zeta_z$  are the damping factors at  $\omega_{p1}$ ,  $\omega_{p2}$ , and  $\omega_z$ , respectively. These parameters can be approximated as follows [3]. In this document, the operator “//” in  $\omega_{p2}$  and  $\zeta_{p2}$  represents parallel, which is defined as  $A//B = (A \cdot B)/(A+B)$ .

$$K = g_m \cdot L_{SS}$$

$$\omega_{p1} = \frac{1}{\sqrt{(L_{SS} + L_{gg})C_{gs}}}$$

$$\zeta_{p1} = \frac{R_g}{2} \sqrt{\frac{C_{gs}}{L_{SS} + L_{gg}}}$$

$$\omega_{p2} = \frac{1}{\sqrt{(L_{dd} + L_{gg} // L_{SS})C_{ds}}}$$

$$\zeta_{p2} = \frac{1}{2R_{ds}} \sqrt{\frac{(L_{dd} + L_{gg} // L_{SS})}{C_{ds}}}$$

$$\omega_z = \frac{1}{\sqrt{(L_{dd} + L_{gg})C_{gd}}}$$

$$\zeta_z = \frac{R_g}{2} \sqrt{\frac{C_{gd}}{L_{dd} + L_{gg}}}$$

1-2. Approach for suppressing oscillations (improving phase margin)

Oscillation can be suppressed by increasing the phase margin and reducing the gain. However, it is very difficult to reduce the gain for modules with dies connected in parallel. Therefore, increasing the phase margin is most effective as a fundamental countermeasure.

Fig.3 explains why it is difficult to reduce the gain. In 2nd-order lag system, a gain peak appears if the  $\zeta_{p2}$  value is smaller than  $1/\sqrt{2}$ . The peak height is determined by  $\zeta_{p2}$  (the smaller the  $\zeta_{p2}$  value, the steeper and higher the gain peak). Furthermore, the value of  $R_{ds}$  in  $\zeta_{p2}$  can be as large as several k $\Omega$  since it is a differential resistance during a switching transient period as explained in 1-1. Since  $R_{ds}$  is large, the  $\zeta_{p2}$  value is very small compared with  $1/\sqrt{2}$ . As a result, the gain peak becomes very high. As described above, it is difficult to reduce the gain due to a high gain peak. Therefore, increasing the phase margin is effective for suppressing oscillation.




Fig.3 Explanation why it is difficult to reduce the Gain.

Now, what should be done to increase the phase margin? As explained in 1-1, the phase falls below  $-180^\circ$  if  $\omega_{p2}$  and  $\omega_z$  are far apart. In other words, the phase margin can be increased by moving  $\omega_{p2}$  and  $\omega_z$  closer to each other. For general modules with parallel dies,  $\omega_{p2} < \omega_z$  and  $\omega_{p2}/\omega_z < 1$  hold. Therefore, increasing the phase margin by moving  $\omega_{p2}$  and  $\omega_z$  closer to each other means increasing the  $\omega_{p2}/\omega_z$  ratio closer to 1.

Fig.4 shows how the phase characteristics are changed with the change in the  $\omega_{p2}/\omega_z$  ratio. As shown in Fig.4, if the  $\omega_{p2}/\omega_z$  ratio is increased, the phase margin is increased, enabling the oscillation suppression. If  $\omega_{p2}/\omega_z$  is improved to  $\geq 1$ , no oscillation occurs, theoretically.




Fig.4 Phase margin improvement with increase in  $\omega_{p2}/\omega_z$

Fundamental countermeasure against oscillation:  
**Increasing the phase margin (increasing the  $\omega_{p2}/\omega_z$  ratio)**

### 1-3. Actual parameters affecting the phase margin

1-2 explains that the separation between  $\omega_{p2}$  and  $\omega_z$  ( $\omega_{p2}/\omega_z$  ratio) can significantly affect the phase margin. Now, more specifically, which parameters should be changed to change the  $\omega_{p2}/\omega_z$  ratio? This section provides detailed explanations about actual parameters that can affect the  $\omega_{p2}/\omega_z$  ratio.

As explained in 1-1,  $\omega_{p2}$  and  $\omega_z$  can be expressed with the following equations.

$$\omega_{p2} = \frac{1}{\sqrt{(L_{dd} + L_{gg}/L_{ss})C_{ds}}} \quad \omega_z = \frac{1}{\sqrt{(L_{dd} + L_{gg})C_{gd}}}$$

Calculating the  $\omega_{p2}/\omega_z$  ratio from these equations results in the following relational expression.

$$\frac{\omega_{p2}}{\omega_z} = \frac{C_{gd}}{C_{ds}} \times \left( \frac{\frac{L_{gg}}{L_{ss}}}{\frac{L_{dd}}{L_{ss}} + \frac{L_{dd}}{L_{gg}} + 1} + 1 \right)$$

From the equation of the  $\omega_{p2}/\omega_z$  ratio in the previous page, it can be seen that  $C_{gd}$  and  $L_{gg}$  should be increased and  $C_{ds}$ ,  $L_{ss}$ , and  $L_{dd}$  should be decreased as shown in Fig.5 to increase the  $\omega_{p2}/\omega_z$  ratio and thereby the phase margin.




Fig.5 How to change the each parameters to increase  $\omega_{p2}/\omega_z$  ratio

However, for actual modules, the effect of  $L_{dd}$  on the  $\omega_{p2}/\omega_z$  ratio is very small compared with other parameters. Therefore, it is effective to adjust parameters other than  $L_{dd}$  to increase the phase margin.

To improve the phase margin:  
**Increasing  $C_{gd}$  and  $L_{gg}$  and decreasing  $C_{ds}$  and  $L_{ss}$**

Furthermore, since  $C_{gd}$  and  $C_{ds}$  are inherent capacitance in the MOSFET, it is realistically difficult to change these parameters afterward. Therefore, the most important countermeasure for suppressing oscillation is design of  $L_{gg}$  and  $L_{ss}$ , i.e., the module layout design.

The most important countermeasure for the oscillation suppression is  
**“ Module Layout Design ”**

The larger the  $C_{gd}$  value, the better it is in terms of increasing the phase margin. However, as exclusive events of increase in  $C_{gd}$ , the switching-loss and the risk of self-Turn-ON are also increased, that is making the well-balanced device design more challenging.

## 2. Parasitic inductances in module $L_{dd}$ , $L_{gg}$ , and $L_{ss}$

### 2-1. Definition of $L_{dd}$ , $L_{gg}$ , and $L_{ss}$

Fig.6 shows a diagram illustrating a definition of the parasitic inductances in the module ( $L_{dd}$ ,  $L_{gg}$ , and  $L_{ss}$ ) that can affect the phase margin ( $\omega_{p2}/\omega_z$  ratio). Simply put,  $L_{dd}$ ,  $L_{gg}$ , and  $L_{ss}$  are parasitic inductances that exist between the terminals of the dies connected in parallel. Since Fig.1 shows one side viewed from the middle point, the values of  $L_{dd}$ ,  $L_{gg}$ , and  $L_{ss}$  in Fig.1 are half of those in Fig.6. Be aware of this point when performing the stability analysis using Fig.1.




Fig.6 Definition of Each Parasitic Inductance  $L_{dd}$ ,  $L_{gg}$  and  $L_{ss}$

### 2-2. $L_{dd}$ , $L_{gg}$ , and $L_{ss}$ in module layout

Using the module layout in Fig.7 as an example, this section explains which parts of the layout correspond to  $L_{dd}$ ,  $L_{gg}$ , and  $L_{ss}$  in Fig.6 above. Although the High-side is explained as an example, the approach is the same for the Low-side. The black lines connected with the dies in the figure represent bonding wires. In addition, the negative side of the gate drive wiring is omitted for the sake of explanation (the same applies to the following layout diagrams).

In the right panel of Fig.7, the parts shown in red for  $L_{gg}$ , blue for  $L_{ss}$ , and green for  $L_{dd}$  correspond to the respective parasitic inductances.  $L_{gg}$  is nearly equal to the parasitic inductance of the wires.  $L_{ss}$  is a combined inductance of the wires connected with the dies and the copper foil part that connects them.  $L_{dd}$  is a combined inductance of the two paths (upper and lower) circumventing the gate pin.

For a SiC MOSFET die, the electrodes (Gate, Drain, and Source) are generally placed as shown in Fig.8.




Fig.7 Example of Each Parasitic Inductances on an actual Module Layout




Fig.8 Typical Electrode Arrangement in a SiC MOSFET Die

### 3. Summary

- Oscillation can be suppressed by increasing the phase margin and reducing the gain. However, increasing the phase margin is most effective as a fundamental countermeasure (because it is difficult to reduce the gain due to the occurrence of a gain peak of the 2nd-order lag at the second pole frequency  $\omega_{p2}$ ).
- The  $\omega_{p2}/\omega_z$  ratio is an indicator of the phase margin. The larger the  $\omega_{p2}/\omega_z$  ratio, the higher the phase margin, resulting in more stability.
- To increase the phase margin by increasing the  $\omega_{p2}/\omega_z$  ratio, increase  $C_{gd}$  and  $L_{gg}$  and decrease  $C_{ds}$  and  $L_{ss}$  conversely.
- It is difficult to adjust  $C_{gd}$  and  $C_{ds}$  afterward because they are inherent capacitances in the device. Therefore, in order to increase the phase margin, it is important to appropriately design the parasitic inductances in the module (i.e., its layout).

### 4. References

- [1] “Simplified model analysis of self-excited oscillation and its suppression in a high-voltage common package for Si-IGBT and SiC-MOS”  
IEEE Transactions on Electron Devices, Vol. 65, No. 3, pp.1063-1071, 2018.f  
Katsuaki Saito, Tomoyuki Miyoshi, Daisuke Kawase, Seiichi Hayakawa, Toru Masuda, Yasushi Sasajima.
- [2] “SiC MOS power module in direct pressed die technology and some challenges for implementation”  
2020 32nd International Symposium on Power Semiconductor Devices and ICs (ISPSD), pp.364-367, 2020.  
Igor Kasko, Sven E. Berberich, Matthias Spang, Stefan Oehling
- [3] “Simplified Open-Loop Transfer Functions to Analyze Influential Parasitic Parameters for Oscillation Caused by Parallel Connected Transistors”  
2023 35th International Symposium on Power Semiconductor Devices and ICs (ISPSD), pp.290-293, 2023.  
Hiroyo Sakai, Yuta Okawauchi, Shinji Yato, Hideo Araki, Takayuki Atago, Ken Nakahara / ROHM Co., Ltd

### Notice

- 1) The information contained in this document is intended to introduce ROHM Group (hereafter referred to as ROHM) products. When using ROHM products, please verify the latest specifications or datasheets before use.
- 2) ROHM products are designed and manufactured for use in general electronic equipment and applications (such as Audio Visual equipment, Office Automation equipment, telecommunication equipment, home appliances, amusement devices, etc.) or specified in the datasheets. Therefore, please contact the ROHM sales representative before using ROHM products in equipment or devices requiring extremely high reliability and whose failure or malfunction may cause danger or injury to human life or body or other serious damage (such as medical equipment, transportation, traffic, aircraft, spacecraft, nuclear power controllers, fuel control, automotive equipment including car accessories, etc. hereafter referred to as Specific Applications). Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses, or losses incurred by you or third parties arising from the use of ROHM Products for Specific Applications.
- 3) Electronic components, including semiconductors, can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against physical injury, and damage to any property, which a failure or malfunction of products may cause.
- 4) The information contained in this document, including application circuit examples and their constants, is intended to explain the standard operation and usage of ROHM products, and is not intended to guarantee, either explicitly or implicitly, the operation of the product in the actual equipment it will be used. As a result, you are solely responsible for it, and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses, or losses incurred by you or third parties arising from the use of such information.
- 5) When exporting ROHM products or technologies described in this document to other countries, you must abide by the procedures and provisions stipulated in all applicable export laws and regulations, such as the Foreign Exchange and Foreign Trade Act and the US Export Administration Regulations, and follow the necessary procedures in accordance with these provisions.
- 6) The technical information and data described in this document, including typical application circuits, are examples only and are not intended to guarantee to be free from infringement of third parties intellectual property or other rights. ROHM does not grant any license, express or implied, to implement, use, or exploit any intellectual property or other rights owned or controlled by ROHM or any third parties with respect to the information contained herein.
- 7) No part of this document may be reprinted or reproduced in any form by any means without the prior written consent of ROHM.
- 8) All information contained in this document is current as of the date of publication and subject to change without notice. Before purchasing or using ROHM products, please confirm the latest information with the ROHM sales representative.
- 9) ROHM does not warrant that the information contained herein is error-free. ROHM shall not be in any way responsible or liable for any damages, expenses, or losses incurred by you or third parties resulting from errors contained in this document.



Thank you for your accessing to ROHM product informations.  
More detail product informations and catalogs are available, please contact us.

## ROHM Customer Support System

<https://www.rohm.com/contactus>