

## Constant Current LED Driver

# Thermal Resistance Data: HRP7

## 50 V 500 mA 1-Channel LED Source Driver for Automotive Applications

### BD8374HFP-M, BD83732HFP-M, BD83733HFP-M

The BD837xx Series is an LED source driver IC with the capability of withstanding a high input voltage of 50 V. This can be used for exterior lamps such as rear lamps, turn lamps, DRL/position lamps, and fog lamps. This application note summarizes thermal resistance data used for thermal design, which is most crucial for the source driver.

### IC features

- AEC-Q100 Qualified
- Variable-Form Constant-Current Source Driver
- PWM Dimming Function
- CR Timer for PWM Dimming Function Integrated
- LED Open/Short Detection Circuit Function Integrated
- Over-voltage Mute Function Integrated (BD8374HFP-M)
- Temperature Derating Function Integrated (BD83732HFP-M / BD83733HFP-M)
- Abnormal Output Detection and Output Function (PBUS)
- HRP7 package

### Package



Figure1. HRP7 package

### Measurement environment

Description	Standards
Measurement environment	JEDEC STANDARD JESD51-2A (Still Air)
Measurement substrate standards	JEDEC STANDARD JESD51-3 JESD51-5 JESD51-7

Table1. Measurement standards

### Thermal resistance data


PCB	$\theta_{JA}$ (°C/W)	$\Psi_{JT}$ (°C/W)
1-layer	73.5	6
2-layer	27.2	3
4-layer	20.7	2

$\theta_{JA}$ : Thermal resistance between junction  $T_J$  and ambient temperature  $T_A$

$\Psi_{JT}$ : Thermal characteristic parameter between junction  $T_J$  and package surface central temperature  $T_T$

\* The values of  $\theta_{JA}$ ,  $\Psi_{JT}$ , and  $Z_{TH}$  indicated in this application note are measured values in the JEDEC environment, and therefore, do not necessarily match with the given environment; extra care must be taken as these values are affected by PCB characteristics, PCB layout, parts arrangement, casing shape, and ambient environment

1-layer PCB specification (1s)



Unit: mm

Land pitch		Land interval		Land length		Land width	
e		h		l2	L3	b2	b3
1.27		0.94		1.37	9.00	0.93	10.00

Figure 2. Footprint dimension




Figure 3. Footprint

Figure 4. 300 mm<sup>2</sup>

Figure 5. 600 mm<sup>2</sup>

Figure 6. 1200 mm<sup>2</sup>


Dimension	Value
Substrate thickness	1.57 mm
Substrate external dimension	76.2 mm × 114.3 mm
Substrate material	FR4
Copper foil thickness (surface layer)	70 μm (2 oz)
Copper foil area	Footprint, 300 mm <sup>2</sup> , 600 mm <sup>2</sup> , 1200 mm <sup>2</sup>

Table 2. PCB specification



Figure 7. Substrate cross-section diagram

### 2-layer PCB specification



Unit: mm

Land pitch	Land interval	Land length		Land width		Thermal via	
		l2	L3	b2	b3	Pitch	Diameter
1.27	0.94	1.37	9.00	0.93	10.00	1.20	φ0.30

Figure 8. Footprint dimension




Figure 9. Surface layer




Figure 10. Back layer

Dimension	Value
Substrate thickness	1.60 mm
Substrate external dimension	76.2 mm x 114.3 mm
Substrate material	FR4
Copper foil thickness (surface layer, back layer)	70 μm (2 oz)
Copper foil area (surface layer / back layer)	Footprint / 5505mm <sup>2</sup> (74.2 mm x 74.2 mm)

Table 3. PCB specification





Figure 11. Substrate cross-section diagram

4-layer PCB specification (2s2p)



Unit: mm

Land pitch	Land interval	Land length		Land width		Thermal via	
e	h	l2	L3	b2	b3	Pitch	Diameter
1.27	0.94	1.37	9.00	0.93	10.00	1.20	φ0.30

Figure 12. Footprint dimension




Figure 13. Surface layer




Figure 14. GND layer




Figure 15. Power supply layer




Figure 16. Back layer

Dimension	Value
Substrate thickness	1.60 mm
Substrate external dimension	76.2 mm x 114.3 mm
Substrate material	FR4
Copper foil thickness (surface layer, back layer)	70 μm (2 oz)
Copper foil thickness (GND layer, power supply layer)	35 μm (1 oz)
Copper foil area (surface layer / other)	Footprint / 5505mm <sup>2</sup> (74.2 mm x 74.2 mm)

Table 4. PCB仕様




Figure 17. Substrate cross-section diagram

### 1-layer Thermal resistance data





Figure 18.  $\theta_{JA} / \psi_{JT}$  vs Copper foil area (1-layer)

### 2-layer Thermal resistance data



\* The copper foil of the back layer is used as parameter.

Figure 19.  $\theta_{JA} / \psi_{JT}$  vs Copper foil area (2-layer)

1-layer Transient thermal resistance data




Figure 20. Transient thermal resistance footprint (1-layer)




Figure 21. Transient thermal resistance 300 mm<sup>2</sup> (1-layer)

1-layer Transient thermal resistance data (continued)




Figure 22. Transient thermal resistance 600 mm<sup>2</sup> (1-layer)




Figure 23. Transient thermal resistance 1200 mm<sup>2</sup> (1-layer)

### 2-layer Transient thermal resistance data




Figure 24. Transient thermal resistance (2-layer)

### 4-layer Transient thermal resistance data




Figure 25. Transient thermal resistance (4-layer)



### Calculation example (in case of BD8374HFP-M)




Figure 26. Application circuit diagram

#### 1. Calculate the thermal loss. (See the data sheet for details)

The thermal loss  $P_c$  generated in the LSI can be calculated using the following formula:

$$P_c = (+B - V_{f\_diode} - V_{IN\_F\_REF} - V_{f\_led} \times N) \times I_{OUT} + I_{VIN} \times (+B - V_{f\_diode})$$

$P_c$  : Thermal loss

+B : Battery voltage

$V_{f\_diode}$  : Reverse connection preventing diode Vf

$V_{IN\_F\_REF}$  : VIN\_F terminal voltage ( $V_{IN} - V_{IN\_F}$ )

$V_{f\_led}$  : LED Vf

N : LED line number

$I_{OUT}$  : Output current

$I_{VIN}$  : Circuit current

If +B = 13.5 V,  $V_{f\_diode} = 1.0$  V,  $V_{IN\_F\_REF} = 0.18$  V(typ),  $V_{f\_led} = 2.3$  V, N = 3,  $I_{OUT} = 200$  mA, and  $I_{VIN} = 2.1$  mA(typ), then the thermal loss  $P_c$  is calculated as follows:

$$\begin{aligned} P_c &= (+B - V_{f\_diode} - V_{IN\_F\_REF} - V_{f\_led} \times N) \times I_{OUT} + I_{VIN} \times (+B - V_{f\_diode}) \\ &= (13.5V - 1.0V - 0.18V - 2.3V \times 3) \times 200mA + 2.1mA \times (13.5V - 1.0V) \\ &= 1.11 [W] \end{aligned}$$

2. Calculate the junction temperature  $T_J$  from the ambient temperature  $T_A$

The following formula can be used to estimate  $T_J$ .

$$T_J = T_A + \theta_{JA} \times P_c$$

$\theta_{JA}$ : Thermal resistance between  $T_J$  and  $T_A$

Here, the specification of the substrate on which the LSI is mounted is defined as follows:

Number of layers: 1-layer

Substrate material: FR4

Copper foil area: 30 mm × 40 mm = 1200 mm<sup>2</sup>





Figure 27.  $\theta_{JA} / \Psi_{JT}$  vs copper foil area (1-layer)

Calculation with  $\theta_{JA} = 31\text{ }^\circ\text{C/W}$  read out from “Figure 27.  $\theta_{JA} / \Psi_{JT}$  vs Copper foil area (1-layer)” and  $T_a = 85\text{ }^\circ\text{C}$  gives the following result:

$$\begin{aligned} T_J &= T_A + \theta_{JA} \times P_c \\ &= 85\text{ }^\circ\text{C} + 31\text{ }^\circ\text{C/W} \times 1.11\text{W} \\ &= 119.4\text{ }^\circ\text{C} \end{aligned}$$

\* The above calculation provides an estimated value of  $T_J$  using  $\theta_{JA}$  measured in the JEDEC environment. Please use it as a rough estimate as these values are affected by PCB characteristics, PCB layout, parts arrangement, casing shape, and ambient environment.

\*  $\theta_{JA}$  indicated above is the value under the condition that one LSI as a thermal-generating source is mounted on the substrate. When multiple LSIs are used, care must be taken as these can interfere with each other (see Figure 28).



- \* The temperature monitoring point is in the center of the chip's surface.
- \* This is the analytical result from simulation using FloTHERM (by Mentor Graphics).

Figure 28. Effective thermal release range

3. Calculate the junction temperature  $T_J$  from the surface temperature  $T_T$

The following formula can be used to estimate  $T_J$ .

$$T_J = T_T + \Psi_{JT} \times P_c$$

$T_T$ : Surface temperature (mold center temperature. See Figure 29)

$\Psi_{JT}$ : Thermal characteristic parameter between  $T_J$  -and  $T_T$

Here, the specification of the substrate on which LSI is mounted is defined as follows.

Number of layers: 2-layer

Substrate material: FR4

Copper foil area: 50 mm × 50 mm = 2500 mm<sup>2</sup>

Calculation with  $\Psi_{JT} = 3^\circ\text{C}/\text{W}$  read out from “Figure 30.  $\theta_{JA}/\Psi_{JT}$  vs Copper foil area (2-layer)” and  $T_T = 115^\circ\text{C}$  measured in an actual operating state gives the following result:

$$\begin{aligned} T_J &= T_T + \Psi_{JT} \times P_c \\ &= 115^\circ\text{C} + 3^\circ\text{C} / \text{W} \times 1.11\text{W} \\ &= 118.3 [^\circ\text{C}] \end{aligned}$$




Figure 29. Reference picture of  $T_T$  measurement position




Figure 30.  $\theta_{JA}/\Psi_{JT}$  vs. copper foil area (2-layer)

- \* In the above calculation, the thermal loss  $P_c$  calculated in Step 1 is used. However, the use of an actual measurement value can provide a more accurate estimated value of  $T_J$ .
- \* The above calculation provides an estimated value of  $T_J$  using  $\Psi_{JT}$  measured in the JEDEC environment. Please use it as a rough estimate as these values are affected by PCB characteristics, PCB layout, parts arrangement, casing shape, and ambient environment.

4. Calculate the junction temperature  $T_J$  from the transient thermal resistance data

In a case where thermal loss increases transiently (such as due to transient variations in input voltage), the transient thermal resistance should be used for calculation. One of such examples is shown below.




Figure 31. Example of +B voltage waveform




Figure 32. Transient thermal resistance (2-layer)

As shown in Figure 31, when repeated application of +B voltage occurs transiently, adding up the temperature rises at constant voltage (+B = 13.5 V) and at transient voltage (+B = 35 V) can compute the total value of  $\Delta T_J$ .

If  $V_{f\_diode} = 1.0\text{ V}$ ,  $V_{IN\_F\_REF} = 0.18\text{ V(TYP)}$ ,  $V_{f\_led} = 2.3\text{ V}$ ,  $N = 3$ ,  $I_{OUT} = 200\text{ mA}$ ,  $I_{VIN} = 2.1\text{ mA(TYP)}$ , then the thermal loss  $P_C$  is calculated as follows:

At constant voltage (+B = 13.5V)

$$\begin{aligned}
 P_{C1} &= (+B - V_{f\_diode} - V_{IN\_F\_REF} - V_{f\_led} \times N) \times I_{OUT} + I_{VIN} \times (+B - V_{f\_diode}) \\
 &= (13.5\text{V} - 1.0\text{V} - 0.18\text{V} - 2.3\text{V} \times 3) \times 200\text{mA} + 2.1\text{mA} \times (13.5\text{V} - 1.0\text{V}) \\
 &= 1.11\text{ [W]}
 \end{aligned}$$

At transient voltage (+B = 35V)

$$\begin{aligned}
 P_{C2} &= (+B - V_{f\_diode} - V_{IN\_F\_REF} - V_{f\_led} \times N) \times I_{OUT} + I_{VIN} \times (+B - V_{f\_diode}) \\
 &= (35\text{V} - 1.0\text{V} - 0.18\text{V} - 2.3\text{V} \times 3) \times 200\text{mA} + 2.1\text{mA} \times (35\text{V} - 1.0\text{V}) \\
 &= 5.46\text{ [W]}
 \end{aligned}$$

In 2-layer substrate implementation, each temperature rise is calculated as follows:

At constant voltage (+B = 13.5V)

$$\begin{aligned}
 \Delta T &= \theta_{JA} \times P_{C1} \\
 &= 27\text{ }^\circ\text{C/W} \times 1.11\text{W} \\
 &= 30.0\text{ [}^\circ\text{C]}
 \end{aligned}$$

$\theta_{JA}$ : Thermal resistance between  $T_J$  and  $T_A$

At transient voltage (+B = 35V)

$$\begin{aligned}
 \Delta T &= Z_{TH}(3\text{s}) \times (P_{C2} - P_{C1}) \\
 &= 7\text{ }^\circ\text{C/W} \times (5.46\text{W} - 1.11\text{W}) \\
 &= 30.5\text{ [}^\circ\text{C]}
 \end{aligned}$$

$Z_{TH}(3\text{s})$ : Transient thermal resistance with pulse width 3 s, duty 5%

The total temperature rise  $\Delta T_J$  is as follows:

$$\begin{aligned} \Delta T_J &= 30.0\text{ }^\circ\text{C} + 30.5\text{ }^\circ\text{C} \\ &= 60.5\text{ }^\circ\text{C} \end{aligned}$$

When the ambient temperature  $T_A$  during application of transient voltage is  $65\text{ }^\circ\text{C}$ , the following formula is established:

$$\begin{aligned} T_J &= T_A + \Delta T_J \\ &= 65\text{ }^\circ\text{C} + 60.5\text{ }^\circ\text{C} \\ &= 125.5\text{ }^\circ\text{C} \end{aligned}$$




Figure 33. Image of temperature rise

\* The above calculation provides an estimated value of  $T_J$  using  $Z_{TH}$  measured in the JEDEC environment. Please use it as a rough estimate as these values are affected by PCB characteristics, PCB layout, parts arrangement, casing shape and ambient environment.

## Notes

- 1) The information contained herein is subject to change without notice.
- 2) Before you use our Products, please contact our sales representative and verify the latest specifications :
- 3) Although ROHM is continuously working to improve product reliability and quality, semiconductors can break down and malfunction due to various factors.  
Therefore, in order to prevent personal injury or fire arising from failure, please take safety measures such as complying with the derating characteristics, implementing redundant and fire prevention designs, and utilizing backups and fail-safe procedures. ROHM shall have no responsibility for any damages arising out of the use of our Products beyond the rating specified by ROHM.
- 4) Examples of application circuits, circuit constants and any other information contained herein are provided only to illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.
- 5) The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM or any other parties. ROHM shall have no responsibility whatsoever for any dispute arising out of the use of such technical information.
- 6) The Products specified in this document are not designed to be radiation tolerant.
- 7) For use of our Products in applications requiring a high degree of reliability (as exemplified below), please contact and consult with a ROHM representative : transportation equipment (i.e. cars, ships, trains), primary communication equipment, traffic lights, fire/crime prevention, safety equipment, medical systems, servers, solar cells, and power transmission systems.
- 8) Do not use our Products in applications requiring extremely high reliability, such as aerospace equipment, nuclear power control systems, and submarine repeaters.
- 9) ROHM shall have no responsibility for any damages or injury arising from non-compliance with the recommended usage conditions and specifications contained herein.
- 10) ROHM has used reasonable care to ensure the accuracy of the information contained in this document. However, ROHM does not warrants that such information is error-free, and ROHM shall have no responsibility for any damages arising from any inaccuracy or misprint of such information.
- 11) Please use the Products in accordance with any applicable environmental laws and regulations, such as the RoHS Directive. For more details, including RoHS compatibility, please contact a ROHM sales office. ROHM shall have no responsibility for any damages or losses resulting non-compliance with any applicable laws or regulations.
- 12) When providing our Products and technologies contained in this document to other countries, you must abide by the procedures and provisions stipulated in all applicable export laws and regulations, including without limitation the US Export Administration Regulations and the Foreign Exchange and Foreign Trade Act.
- 13) This document, in part or in whole, may not be reprinted or reproduced without prior consent of ROHM.



Thank you for your accessing to ROHM product informations.  
More detail product informations and catalogs are available, please contact us.

## ROHM Customer Support System

<http://www.rohm.com/contact/>