ROHM Solution Simulator

3.5 V to 40 V Input, 1 A Single 2.2 MHz Buck DC/DC Converter For Automotive
BD9P108MUF-C / Frequency Response

This circuit simulates the frequency response of BD9P108MUF-C. You can observe the loop gain and measure phase margin. You can customize the simulation conditions by changing the parameters of components highlighted in blue. You can simulate the circuit in the published application note: Measurement Method for Phase Margin with FRA. [JP] [EN] [CN]

General Cautions

Caution 1: The values from the simulation results are not guaranteed. Use these results as a guide for your design.
Caution 2: These model characteristics are specifically at Ta = 25 °C. Thus, the simulation result with temperature variances may significantly differ from the result with the one done at actual application board (actual measurement).
Caution 3: Please refer to the datasheet for details of the technical information.
Caution 4: The characteristics may change depending on the actual board design and ROHM strongly recommend to double check those characteristics with actual board where the chips will be mounted on.

1   Simulation Schematic

Figure 1. Simulation Circuit

2   How to simulate

The simulation settings, such as frequency range or convergence options, are configurable from the 'Simulation Settings' shown in Figure 2, and Table 1 shows the default setup of the simulation.

In case of simulation convergence issue, you can change advanced options to solve.

The parameters V_VIN, V_VO, I_IO, and L are defined in the 'Manual Options'.

Figure 2. Simulation Settings and execution

Table 1. Simulation settings default setup

Parameters	Default	Note
Simulation Type	Frequency-Domain	(Do not change Simulation Type)
Start Frequency	100 Hz	Simulate the frequency response for the frequency range from 100 Hz to 1 MHz.
End Frequency	1Meg Hz	
Advanced options	Balanced Convergence Assist	
Manual Options	".param V_VIN=12 V_VO=3.3 I_IO=0.5 L=6.8u"	*See "Simulation Condition" for details*

3   Simulation Conditions

3.1 How to define V$_{IN}$, V$_{OUT}$, I$_{OUT}$, and L

These parameters are used to setup the simulation conditions and BD9P108MUF-C_AVERAGE model parameters, therefore these are defined in the Manual Options as the common variables.

Table 2 shows the default value of V$_{IN}$, V$_{OUT}$, I$_{OUT}$, and L. Those values are defined and can be set in the 'Manual Options' text box from Simulation Settings as shown in Figure 3.

The input voltage VIN, output inductance of L1, and the load resistance of RL are automatically set according to those parameters. Note that feedback resistors are not automatically set by V_VO. Set Rfb1 and Rfb2 manually.

Table 2. Simulation Conditions

Parameters	Variable Name	Default Value	Units	Descriptions
V$_{IN}$	V_VIN	12	V	Input Voltage
V$_{OUT}$	V_VO	3.3	V	Output Voltage
I$_{OUT}$	I_IO	0.5	A	Output Current
L	L	6.8u	H	Output Inductor

(Note 1) Set it to the guaranteed operating range of the DC/DC Converter.

Set V_VIN, V_VO, I_IO, and L

Figure 3. Definition of V$_{IN}$, V$_{OUT}$, I$_{OUT}$, and L

3.2 Resistive Load RL

RL is the resistive load and its resistance is determined from V$_{OUT}$ and I$_{OUT}$. The resistance value is defined as the equation below.

Table 3. Resistive load

Instance Name	Default Value	Unit
RL	{ V_VO / I_IO }	Ω

4   BD9P108MUF-C_AVERAGE model

The simulation model in this circuit is designed for frequency response, and the functions not related to frequency response are not implemented.

Table 4. BD9P108MUF-C_AVERAGE model pins used for frequency response

Pin Name	Description
VIN, PVIN1, PVIN2	Power supply input.
EN	Enable input.
OCP_SEL	Overcurrent selector input.
SW1, SW2	Switching node.
FB	Output voltage feedback pin.
VREG	Pin to output 3.3 V (Typ) for internal circuit.
PGND1, PGND2, GND	Ground.

Table 5. BD9P108MUF-C_AVERAGE model pins NOT used for frequency response

Pin Name	Description
BST	Input is ignored. (no switching operation in this model)
MODE	Input is ignored. (no switching operation in this model)
SSCG	Input is ignored. (no switching operation in this model)
RESET	This function is not implemented.
VCC_EX	This function is not implemented.
VOUT_DIS	This function is not implemented.
VOUT_SNS	This function is not implemented.
NC1, NC2, NC3, NC4, NC5	These pins are not connected to the chip.

4.1   BD9P108MUF-C_AVERAGE Model Parameters

BD9P108MUF-C_AVERAGE model has its parameters shown in Table 6. All the parameters are pre-defined and fixed in the simulation. V_VIN is substituted to V_VIN and V_VO is substituted to V_VO as shown in Table 6.

Table 6. Parameter List

Parameters	Default Values	Description
V_VIN	V_VIN	VIN voltage
V_VO	V_VO	VOUT voltage

Figure 4. Property Editor of BD9P108MUF-C_AVERAGE model

5   Peripheral Components

To set parameters of components, open 'property' by double clicking or right clicking on a component. You can input a value to a property text box if available. Please refer to the hands-on manual for more details.

5.1   Bill of Material

Table 7 shows the list of components used in the simulation schematic. Each of the capacitor and inductor has the parameters of equivalent circuit shown below. The default value of equivalent components are set to zero except for the parallel resistance of L1 and series resistance of capacitors. You can modify the values of each component.

Table 7. List of components used in the simulation circuit

Type	Instance Name	Default Value	Units
Capacitor	Creg	1	µF
	Cbst	0.1	µF
	Cout	30	µF
Inductor	L1	6.8	µH
Resistor	Rrst	10	kΩ
	Rfb1	75	kΩ
	Rfb2	24	kΩ

5.2 Capacitor Equivalent Circuits

(a)   Property editor   (b) Equivalent circuit

Figure 5. Capacitor property editor and equivalent circuit

The default value of ESR is 2 mΩ.

5.3 Inductor Equivalent Circuits

(a)   Property editor   (b) Equivalent circuit

Figure 6. Inductor property editor and equivalent circuit

The default value of PAR_RES is 6.6 kΩ.

(Note 2) These parameters can take any positive value or zero in simulation but it does not guarantee the operation of the IC in any condition. Refer to the datasheet to determine adequate value of parameters.

6   Open Loop Transfer Function (OLTF) Monitor

OLTF1 is the insert model to measure AC open loop transfer function and is inserted to acquire the gain and phase output. To monitor the gain and phase from OLTF1, select probe items 'dbMag' for gain and 'phase' for phase plot, respectively from 'property' of OLTF1.

Figure 7. Probe Items of OLTF1

7   Link to the product information and tools

7.1   DC/DC Converter
BD9P108MUF-C : Integrated FET Synchronous Buck DC/DC Converter. [JP] [EN] [CN] [KR] [TW] [DE]

7.2   General Purpose Chip Resistors
MCR01MZPF : Thick Film Chip Resistors. [JP] [EN] [CN] [KR] [TW] [DE]

Technical Articles and Tools can be found in the Design Resources on the product web page.

Thank you for your accessing to ROHM product informations.
More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

https://www.rohm.com/contactus