

#### A/D Converter Series

# Successive Approximation A/D Converter 12 bit, 0.5 MSPS to 1 MSPS, 8-channel, SPI Interface

#### **BD79104FV-LA**

#### **General Description**

This product is a rank product for the industrial equipment market. This is the best product for use in these applications.

The BD79104FV-LA is a general purpose, 12 bit 8-channel successive approximation A/D converter. The sampling rate of BD79104FV-LA ranges from 0.5 MSPS to 1 MSPS.

#### **Features**

- Maximum 1 MSPS Sampling Rate
- Low Power Consumption
- Small SSOP-B16 Package
- Serial Interface Compatible with SPI/QSPI/MICROWIRE
- Single-ended Input
- Output Code in Straight Binary Format

#### **Applications**

- Industrial Equipment
- Instrumentation and Control Systems
- Motor Control Systems
- Data Acquisition Systems

#### **Key Specifications**

- Supply Voltage Range (VDD): 2.70 V to 5.25 V
- Supply Voltage Range (IOVDD): 1.65 V to 5.25 V
- Sampling Rate: 0.5 MSPS to 1.0 MSPS
- Power Consumption:

(In 1 MSPS Operation) 4 mW @  $V_{DD}$  = 3.6 V (Typ)

9.5 mW @ V<sub>DD</sub> = 5.25 V (Typ)

■ INL: ±1.0 LSB @ V<sub>DD</sub> = 3 V (Typ)
■ DNL: +1.2 / -0.99 LSB @ V<sub>DD</sub> = 3 V (Typ)

■ DNL: +1.2 / -0.99 LSB @ V<sub>DD</sub> = 3 V (Typ) ■ SNR: 72 dB @ V<sub>DD</sub> = 3 V (Typ)


■ SINAD: 72 dB @ V<sub>DD</sub> = 3 V (Typ)

■ Operating Temperature Range: -40 °C to +125 °C


#### Package SSOP-B16

W (Typ) x D (Typ) x H (Max)

5.0 mm x 6.4 mm x 1.35 mm



# **Typical Application Circuit**




OProduct structure: Silicon integrated circuit OThis product has no designed protection against radioactive rays.

# **Contents**

General Description	1
Features	1
Applications	1
Key Specifications	1
Package	1
Typical Application Circuit	1
Pin Configuration	3
Pin Descriptions	3
Block Diagram	3
Absolute Maximum Ratings	4
Thermal Resistance	4
Recommended Operating Conditions	5
Electrical Characteristics	6
Timing Specifications	8
Term Definitions	9
Typical Performance Curves	10
Description of Functions	13
Application Example	16
I/O Equivalence Circuit	17
Operational Notes	18
Ordering Information	20
Marking Diagram	20
Physical Dimension and Packing Information	21
Revision History	22

# **Pin Configuration**


SSOP-B16 (TOP VIEW)



# **Pin Descriptions**

escriptions		
Pin No.	Pin Name	Function
1	CSB	Chip select pin. A/D conversion starts at the falling edge of this signal.
2	VDD	Analog/Digital power supply pin. This voltage is the full scale of the analog input.
3	AGND	Analog ground pin. This voltage level is the zero scale of the analog input.
4	IN0	Analog input pin 0. The voltage range must be between 0 V and V <sub>DD</sub> .
5	IN1	Analog input pin 1. The voltage range must be between 0 V and V <sub>DD</sub> .
6	IN2	Analog input pin 2. The voltage range must be between 0 V and V <sub>DD</sub> .
7	IN3	Analog input pin 3. The voltage range must be between 0 V and V <sub>DD</sub> .
8	IN4	Analog input pin 4. The voltage range must be between 0 V and V <sub>DD</sub> .
9	IN5	Analog input pin 5. The voltage range must be between 0 V and V <sub>DD</sub> .
10	IN6	Analog input pin 6. The voltage range must be between 0 V and V <sub>DD</sub> .
11	IN7	Analog input pin 7. The voltage range must be between 0 V and V <sub>DD</sub> .
12	DGND	Digital ground pin.
13	IOVDD	Digital I/O power supply pin.
14	SDI	Digital data input pin.
15	SDO	Digital data output pin.
16	SCK	Digital clock input pin.

# **Block Diagram**



Absolute Maximum Ratings (Ta = 25 °C)

$\mathbf{J}$			
Parameter	Symbol	Rating	Unit
Analog/Digital Supply Voltage	$V_{DD}$	5.7	V
Digital I/O Supply Voltage	VIOVDD	V <sub>DD</sub> +0.3, max 5.7	V
Analog Input Voltage	V <sub>IN</sub>	-0.3 to V <sub>DD</sub> +0.3	<b>V</b>
Digital Input Voltage	$V_{DIN}$	-0.3 to V <sub>IOVDD</sub> +0.3	V
Maximum Junction Temperature	Tjmax	150	°C
Storage Temperature Range	Tstg	-55 to +150	°C

Caution 1: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Caution 2: Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, design a PCB with thermal resistance taken into consideration by increasing board size and copper area so as not to exceed the maximum junction temperature rating.

#### Thermal Resistance (Note 1)

Decemeter	Cymbal	Thermal Res	Linit		
Parameter	Symbol	1s <sup>(Note 3)</sup>	2s2p <sup>(Note 4)</sup>	Unit	
SSOP-B16					
Junction to Ambient	θја	140.9	77.2	°C/W	
Junction to Top Characterization Parameter <sup>(Note 2)</sup>	$\Psi_{JT}$	6	5	°C/W	

(Note 1) Based on JESD51-2A (Still-Air).

(Note 2) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.

(Note 3) Using a PCB board based on JESD51-3. (Note 4) Using a PCB board based on JESD51-7.

(Note 4) Using a PCB board based on JESDS1-7.						
Layer Number of Measurement Board	Material	Board Size				
Single	FR-4	114.3 mm x 76.2 mm x	c 1.57 mmt			
Тор						
Copper Pattern	Thickness					
Footprints and Traces	70 µm					
Layer Number of Measurement Board	Material	Board Size				
4 Layers	FR-4	114.3 mm x 76.2 mm	x 1.6 mmt			
Тор		2 Internal Laye	ers	Bottom		
Copper Pattern	Thickness	Copper Pattern	Thickness	Copper Pattern		
Footprints and Traces	70 µm	74.2 mm x 74.2 mm	35 µm	74.2 mm x 74.2 mm		

**Thickness** 

70 µm

**Recommended Operating Conditions** 

Parameter	Symbol	Min	Тур	Max	Unit
Analog/Digital Supply Voltage	$V_{DD}$	2.70	-	5.25	V
Digital I/O Supply Voltage	V <sub>IOVDD</sub>	1.65	-	$V_{DD}$	V
Analog Input Voltage	VIN	0	-	$V_{DD}$	V
Digital Input Voltage	$V_{DIN}$	0	-	VIOVDD	V
Operating Temperature	Topr	-40	+25	+125	°C
Clock Frequency	fsck	10	-	20	MHz
Sampling Rate	f <sub>S</sub>	0.5	-	1.0	MSPS

# **Electrical Characteristics**

Unless otherwise specified, Ta = -40 °C to +125 °C (typical: Ta = 25 °C),  $V_{DD}$  = 2.7 V to 5.25 V,  $V_{IOVDD}$  = 1.65 V to 5.25 V,  $f_{SCK}$  = 20 MHz,  $f_S$  = 1 MSPS

Parameter	Symbol	Min	Тур	Max	Unit	Parameter
Statistic Converter Characteristics						
Resolution with No Missing Codes	Res	-	12	_	bit	
Integral Non-linearity1	I <sub>NL1</sub>	-1.2	-	+1.2	LSB	Ta = 25 °C, $V_{DD}$ = 5.0 V $V_{IOVDD}$ = 3.0 V
Integral Non-linearity2	I <sub>NL2</sub>	-1.0	-	+1.0	LSB	Ta = 25 °C, $V_{DD}$ = 3.0 V $V_{IOVDD}$ = 3.0 V
Differential Non-linearity1	D <sub>NL1</sub>	-0.99	-	+1.2	LSB	Ta = 25 °C, $V_{DD}$ = 5.0 V $V_{IOVDD}$ = 3.0 V
Differential Non-linearity2	D <sub>NL2</sub>	-0.99	-	+1.2	LSB	Ta = 25 °C, $V_{DD}$ = 3.0 V $V_{IOVDD}$ = 3.0 V
Offset Error	OE	-2.3	±1.1	+2.3	LSB	Ta = 25 °C
Gain Error	GE	-2.0	±0.8	+2.0	LSB	Ta = 25 °C
Dynamic Converter Characteristics (f <sub>IN</sub>	= 100 kHz	$V_{IN} = -0.0$	2 dBFS)			
Signal to Noise and Distortion Ratio1	SINAD1	70	72	-	dB	Ta = 25 °C, $V_{DD}$ = 5.0 V $V_{IOVDD}$ = 3.0 V, $f_{IN}$ = 100 kHz
Signal to Noise and Distortion Ratio2	S <sub>INAD2</sub>	70	72	-	dB	Ta = 25 °C, V <sub>DD</sub> = 3.0 V V <sub>IOVDD</sub> = 3.0 V, f <sub>IN</sub> = 100 kHz Ta = 25 °C, V <sub>DD</sub> = 5.0 V
Signal to Noise Ratio1	S <sub>NR1</sub>	70.8	72.0	-	dB	$V_{IOVDD} = 3.0 \text{ V}, f_{IN} = 100 \text{ kHz}$
Signal to Noise Ratio2	S <sub>NR2</sub>	70.8	72.0	-	dB	Ta = 25 °C, $V_{DD}$ = 3.0 V $V_{IOVDD}$ = 3.0 V, $f_{IN}$ = 100 kHz
Total Harmonic Distortion	T <sub>HD</sub>	-	-80	-	dB	Ta = 25 °C, V <sub>DD</sub> = 5.0 V V <sub>IOVDD</sub> = 3.0 V, f <sub>IN</sub> = 100 kHz Ta = 25 °C, V <sub>DD</sub> = 5.0 V
Spurious-free Dynamic Range	S <sub>FDR</sub>	-	82	-	dB	$V_{IOVDD} = 3.0 \text{ V}, f_{IN} = 100 \text{ kHz}$
Effective Number of Bits1	E <sub>NOB1</sub>	11.3	11.6	-	bit	Ta = 25 °C, $V_{DD}$ = 5.0 V $V_{IOVDD}$ = 3.0 V
Effective Number of Bits2	E <sub>NOB2</sub>	11.3	11.6	-	bit	Ta = 25 °C, V <sub>DD</sub> = 3.0 V V <sub>IOVDD</sub> = 3.0 V
Inter-channel Isolation1	I <sub>SO1</sub>	-	-85	-	dB	Ta = 25 °C, $V_{DD}$ = 5.0 V $V_{IOVDD}$ = 3.0 V
Inter-channel Isolation2	I <sub>SO2</sub>	-	-84	-	dB	Ta = 25 °C, V <sub>DD</sub> = 3.0 V V <sub>IOVDD</sub> = 3.0 V
Inter-modulation Distortion1 (Second Order Term)	I <sub>MD1</sub>	-	-78	-	dB	V <sub>DD</sub> = 5.25 V, V <sub>IOVDD</sub> = 3.0 V 103.5 kHz, 113.5 kHz
Inter-modulation Distortion2 (Third Order Term)	I <sub>MD2</sub>	-	-76	-	dB	V <sub>DD</sub> = 5.25 V, V <sub>IOVDD</sub> = 3.0 V 103.5 kHz, 113.5 kHz
Full Power Band Width	f <sub>PBW</sub>	-	10	-	MHz	$V_{DD} = V_{IOVDD} = 5 V$
Aperture Delay	t <sub>AD</sub>	-	4.3	-	ns	V <sub>DD</sub> = V <sub>IOVDD</sub> = 5 V
Aperture Jitter	t <sub>AJ</sub>	-	30	-	ps	$V_{DD} = V_{IOVDD} = 5 V$
Clock Frequency	fsck	10	-	20	MHz	
Sampling Rate	fs	500 k	-	1 M	SPS	
Track/Hold Acquisition Time	t <sub>ACQ</sub>	-	-	3	SCK cycles	


Electrical Characteristics - continued Unless otherwise specified, Ta = -40 °C to +125 °C (typical: Ta = 25 °C),  $V_{DD}$  = 2.7 V to 5.25 V,  $V_{IOVDD}$  = 1.65 V to 5.25 V,  $f_{SCK}$  = 20 MHz,  $f_{S}$  = 1 MSPS

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Analog Input Characteristics	I		I			
Input Range	VIN	0	-	V <sub>DD</sub>	V	
Input DC Leakage Current	ILEAK	-1.0	±0.1	+1.0	μΑ	$V_{IN} = 0 \text{ V or } V_{DD}$
Input Capacitance1	C <sub>INA1</sub>	-	28	-	pF	track mode, V <sub>DD</sub> = 5 V
Input Capacitance2	CINA2	-	4	-	pF	hold mode, V <sub>DD</sub> = 5 V
Digital Input Characteristics						
High Input Voltage	ViH	0.7 x V <sub>IOVDD</sub>	-	-	V	
Low Input Voltage	VIL	-	-	0.3 x Viovdd	V	
Input Current	I <sub>IND</sub>	-1.0	±0.1	+1.0	μΑ	V <sub>IND</sub> = 0 V or V <sub>IOVDD</sub>
Input Capacitance	CIND	-	2.5	-	pF	
Digital Output Characteristics						
Output High Voltage1	V <sub>OH1</sub>	V <sub>IOVDD</sub> - 0.20	V <sub>IOVDD</sub> - 0.03	-	V	Isource = 200 µA
Output High Voltage2	V <sub>OH2</sub>	-	V <sub>IOVDD</sub> - 0.1	-	V	I <sub>SOURCE</sub> = 1 mA
Output Low Voltage1	V <sub>OL1</sub>	-	0.02	0.40	٧	I <sub>SINK</sub> = 200 μA
Output Low Voltage2	V <sub>OL2</sub>	-	0.1	-	٧	Isink = 1 mA
High-Z Leakage Current	loz	-10.0	±0.1	+10.0	μΑ	V <sub>OZ</sub> = 0 V or V <sub>DD</sub>
High-Z Output Capacitance	Соит	-	2	-	pF	
Current Consumption						
Operational Current Consumption1	I <sub>A1</sub>	-	1.8	2.7	mA	$V_{DD} = V_{IOVDD} = 5.25 \text{ V},$ $f_S = 1 \text{ MSPS}$
Operational Current Consumption2	I <sub>A2</sub>	-	1.1	1.5	mA	$V_{DD} = V_{IOVDD} = 3.6 \text{ V},$ $f_S = 1 \text{ MSPS}$
Stand-by Current Consumption1	ls <sub>1</sub>	-	0.5	-	μΑ	$V_{DD} = V_{IOVDD} = 5.25 \text{ V},$ SCK off
Stand-by Current Consumption2	I <sub>S2</sub>	-	0.3	-	μΑ	$V_{DD} = V_{IOVDD} = 3.6 \text{ V},$ SCK off


# **Timing Specifications**

Unless otherwise specified, Ta = -40 °C to +125 °C (typical: Ta = 25 °C),  $V_{DD}$  = 2.7 V to 5.25 V,  $V_{IOVDD}$  = 1.65 V to 5.25 V,  $f_{SCK}$  = 20 MHz,  $C_L$  = 25 pF

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Conversion Time	tconv	-	16	-	SCK	
CSB Pulse Width	t <sub>1</sub>	10	-	-	ns	
CSB Setup Time	t <sub>2</sub>	10	-	-	ns	
SDO Enable Time	t <sub>3</sub>	-	-	20	ns	
SDO Access Time1	t <sub>4</sub>	-	-	40	ns	V <sub>IOVDD</sub> = 1.65 V to 3.6 V
SDO Access Time2	t <sub>4</sub>	-	-	20	ns	V <sub>IOVDD</sub> = 4.75 V to 5.25 V
SCK Low Pulse Width	t <sub>5</sub>	0.4 x tscк	-	-	ns	tsck = 1/fsck
SCK High Pulse Width	t <sub>6</sub>	0.4 x tscк	-	-	ns	tsck = 1/fsck
SDO Disable Time1	t <sub>7</sub>	-	-	25	ns	V <sub>IOVDD</sub> = 1.65 V to 3.6 V
SDO Disable Time2	t <sub>7</sub>	-	-	25	ns	V <sub>IOVDD</sub> = 4.75 V to 5.25 V
SDI Setup Time	t <sub>8</sub>	10	-	-	ns	
SDI Hold Time	t <sub>9</sub>	10	-	-	ns	
Power-up Time	t <sub>POWUP</sub>	-	15	-	μs	



(a) If SCK is high at the falling edge of CSB



(b) If SCK is low at the falling edge of CSB

Figure 1. Serial Interface Timing Chart

#### **Term Definitions**

#### **ACQUISITION TIME:**

It is the time when the voltage of the sampling capacitor equals input voltage from the charge start.

#### APERTURE DELAY:

It is defined as the time when the input voltage is held since a sampling capacitor was separated with outside by a 4<sup>th</sup> falling edge of SCK.

#### APERTURE JITTER:

The variation in the aperture delays in sampling operations. Aperture jitter gets to affect output noise.

#### INTEGRAL NON-LINEARLITY (INL):

It is a measure of the deviation of each individual code from a line drawn from zero scale (0.5 LSB below the first code transition) through full scale (0.5 LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

#### DIFFERENTIAL NON-LINEARLITY (DNL):

It is the measure of the maximum deviation from the ideal step size of 1 LSB.

#### OFFSET ERROR (OE):

It is the deviation of the first code transition "(000...000) to (000...001)" from the ideal of 0.5 LSB.

#### FULL SCALE ERROR (FSE):

It is the deviation of the last code transition "(111...110) to (111...111)" from the ideal of "VDD-1.5 LSB".

#### GAIN ERROR (GE):

It is defined as full scale error minus offset error.

#### TOTAL HARMONIC DISTORTION (THD):

It is the ratio, expressed in dB or dBc, of the RMS total of the first 5 harmonic components at the output to the RMS level of the input signal frequency as seen at the output. THD is calculated as

THD = 
$$20 \cdot \log_{10} \sqrt{\frac{A_{f2}^2 + \dots + A_{f6}^2}{A_{f1}^2}}$$

where  $A_{f1}$  is the RMS power of the input frequency at the output and  $A_{f2}$  through  $A_{f6}$  are the RMS power in the first 5 harmonic frequencies.

#### SIGNAL TO NOISE AND DISTORTION RATIO (SINAD):

It is the ratio, expressed in dB, of the RMS value of the input signal to the RMS value of all other spectral components below half the sampling frequency, including harmonics but excluding DC component.

#### EFFECTIVE NUMBER OF BITS (ENOB):

It is another method of specifying Signal to Noise and Distortion Ratio. ENOB is defined as "(SINAD-1.76) / 6.02" and says that the converter is equivalent to a perfect A/D converter of this number of bits.

#### SIGNAL TO NOISE RATIO (SNR):

It is the ratio, expressed in dB, of the RMS value of the input signal to the RMS value of all other spectral components below half the sampling frequency, not including harmonics and DC component.

# SPURIOUS FREE DYNAMIC RANGE (SFDR):

It is the difference, expressed in dB, between the RMS value of the input signal to the RMS value of the peak spurious spectral component, where a peak spurious spectral component is any spurious signal present in the output spectrum that is not present at the input.

#### **CONVERSION TIME:**

It is the required time for the A/D converter to convert the input signal to the digital code.

# **Typical Performance Curves**

(Reference Data)
Unless otherwise noted, Ta = 25 °C.




Figure 2. Differential Non-linearity vs OUTPUT CODE ( $V_{IOVDD} = V_{DD} = 3 \text{ V}, f_{SCK} = 10 \text{ MHz}, f_S = 500 \text{ kSPS}$ )




Figure 3. Integral Non-linearity vs OUTPUT CODE  $(V_{IOVDD} = V_{DD} = 3 \text{ V}, f_{SCK} = 10 \text{ MHz}, f_S = 500 \text{ kSPS})$ 




Figure 4. Differential Non-linearity vs OUTPUT CODE  $(V_{IOVDD} = V_{DD} = 3 \text{ V, } f_{SCK} = 20 \text{ MHz, } f_S = 1 \text{ MSPS})$ 




Figure 5. Integral Non-linearity vs OUTPUT CODE ( $V_{IOVDD} = V_{DD} = 3 \text{ V}$ , fsck = 20 MHz, fs = 1 MSPS)

# Typical Performance Curves - continued

(Reference Data) Unless otherwise noted, Ta = 25 °C, f<sub>IN</sub> = 100 kHz.




Figure 6. Differential Non-linearity vs Clock Frequency




Figure 7. Integral Non-linearity vs Clock Frequency




Figure 8. Signal to Noise Ratio vs Clock Frequency




Figure 9. Signal to Noise and Distortion Ratio vs Clock Frequency

# Typical Performance Curves - continued

(Reference Data)
Unless otherwise noted, Ta = 25 °C, f<sub>IN</sub> = 100 kHz.




Figure 10. Spurious-free Dynamic Range vs Clock Frequency




Figure 11. Total Harmonic Distortion vs Clock Frequency




Figure 12. Amplitude vs Frequency ( $V_{IOVDD} = 3 \text{ V}$ ,  $V_{DD} = 5 \text{ V}$ ,  $f_{SCK} = 10 \text{ MHz}$ ,  $f_S = 500 \text{ kSPS}$ )




Figure 13. Amplitude vs Frequency ( $V_{IOVDD} = 3 \text{ V}$ ,  $V_{DD} = 5 \text{ V}$ ,  $f_{SCK} = 20 \text{ MHz}$ ,  $f_S = 1 \text{ MSPS}$ )

#### **Description of Functions**

#### 1. Overview of A/D Conversion Process

This product is a successive-approximation A/D converter designed with a charge-redistribution D/A converter. Simplified schematics of the A/D converter are shown in Figure 14 and Figure 15.

Figure 14 shows the A/D converter in Track mode: the switch SW1 is in the position A, SW2 is closed and balances the comparator. Then, the sampling capacitor is charged with the analog input voltage  $V_{\text{IN}}$ .

Figure 15 shows the A/D converter in Hold mode. When a conversion starts, the A/D converter goes into Hold mode: SW2 becomes open, SW1 connects the sampling capacitor to ground through the position B and the comparator loses its balance. The control logic controls the input voltage of the comparator via the sampling capacitors of the charge-redistribution D/A converter to get the comparator back into a balanced state. A/D conversion finishes when the comparator balances again. The control logic also generates the output code of the A/D converter.




Figure 14. Track Mode

Figure 15. Hold Mode

#### 2. Ideal Transfer Characteristics

Figure 16 shows the ideal transfer characteristics of this product. Code transitions occur midway between successive integer LSB values, such as 0.5 LSB, 1.5 LSB, and so on. The LSB size for this product is  $V_{DD}$  / 4096. The output code format of the A/D converter is straight binary.




Figure 16. Ideal Transfer Characteristics


# **Description of Functions - continued**

#### 3. Serial Interface


The serial interface timing is shown in Figure 17. When CSB goes low, both a conversion process and data transfer are started. At the falling edge of CSB, SDO changes its state from High-Z to Low. Then, the converter moves to Track mode at the first falling edge of SCK. At the 4<sup>th</sup> falling edge of SCK, the converter moves from Track mode to Hold mode. A tracked input signal is sampled and held for conversion at this point. SDO goes back to High-Z at the rising edge of CSB. 16 SCK cycles are needed to read a complete data of the A/D conversion from this product. First, four leading zeros come out from SDO. Then, the 12 bit data comes out bit by bit, starting from the MSB. The first zero is clocked out to SDO at the falling edge of CSB. The remaining leading 3 zeros and data bits are clocked out to SDO at the falling edge of SCK; the host IC, the receiver of the A/D conversion data, is needed to receive the data at the rising or falling edge of SCK after the SDO access time has elapsed.

To perform A/D conversion properly, this product needs at least 16 SCK cycles while CSB is low. If the A/D conversion is interrupted in the middle of the conversion with CSB going to high before 16 SCK cycles, the following A/D conversion may not be performed normally. Therefore, it is necessary that equal to or more than 16 falling edges of SCK exist while CSB is low.

In addition, SCK should be held either high or low at the falling edge of CSB. If SCK is low at the falling edge of CSB, as shown in Figure 17(b), a time move to Track mode length is about a half clock period longer than one if SCK is high as shown in Figure 17(a).



a) If SCK is high at the falling edge of CSB



b) If SCK is low at the falling edge of CSB

Figure 17. Serial Interface Timing

# **Description of Functions – continued**

#### 4. Control of CSB

As shown in Figure 18, CSB should be high after each communication is completed and while the A/D conversion is stopped.




Figure 18. A/D Conversion after Power-up

#### 5. Input Channel Selection

As shown in Figure 17, the input channel to be converted in the next communication is selected by setting the SDI input data ADD0, ADD1, and ADD2 as shown Table 1 when the 3<sup>rd</sup> SCK clock is inputted after the CSB becomes low. The IN0 pin is selected after power-up.

Table 1. Input Channel Selection

Table II III dat dilatinisi delegation								
ADD2	ADD1	ADD0	Input Channel					
0	0	0	IN0 (Default)					
0	0	1	IN1					
0	1	0	IN2					
0	1	1	IN3					
1	0	0	IN4					
1	0	1	IN5					
1	1	0	IN6					
1	1	1	IN7					

#### **Application Example**




Figure 19. Application Circuit

As shown in Figure 19, a power supply pin connects voltage source and put two bypass capacitors for the high frequency and low frequency noise between VDD and AGND and between IOVDD and DGND to make the maximum use of the A/D converter's capability. Ceramic capacitors of 0.1  $\mu$ F and 1  $\mu$ F to 10  $\mu$ F are to be used as bypass capacitor for this product. Especially, the capacitor of 0.1  $\mu$ F should be placed as close to the IOVDD and VDD pins of this product as possible. Because the voltages of VDD and AGND are used as the reference voltages for the A/D converter, the deviation of the supply voltage directly affects the full scale and has much influence on its characteristics. Therefore, the fully stable supply voltage should be connected to VDD.

The output impedance of the analog input signal source should be small enough. Charge in the sampling capacitor is swept out to the IN pin at the transition from Hold mode to Track mode because of the difference of the voltage between the input signal voltage and the sampling capacitor voltage. This charge could cause undesirable voltage deviation. If influence of the deviation remains at the transition from Track mode to Hold mode, it could cause the conversion error. If a buffer amplifier is used to get low output impedance, high-speed response is required of the buffer amplifier. A decoupling capacitor and a resister on the IN analog input could support the amplifier to reduce the influence of the charge.

### I/O Equivalence Circuit

#### (1) Analog Input Pin

The equivalent analog input circuit is shown in Figure 20. The diodes,  $D_1$  and  $D_2$ , are placed for ESD protection. If the analog input voltage is more than " $V_{DD}+0.3$  V", or less than " $V_{AGND}-0.3$  V", these diodes are turned on and forward current is generated. This current might cause malfunction or irreversible damage to this product. The capacitance value of the  $C_1$  in Figure 20 is typically 4 pF, derived from the package parasitic capacitance. The  $R_1$  is the resistance of the track/hold switch, typically 500  $\Omega$ . The  $C_2$  is the sampling capacitance of this product, and the capacitance value is typically 24 pF.




Figure 20. Analog Input Equivalent Circuit

### (2) Digital Input and Output Pins

The equivalent digital input, SCK, SDI and CSB, circuit is shown in Figure 21. The diodes,  $D_1$  and  $D_2$ , are placed for ESD protection. Digital input voltage range is the range from ground pin, DGND, to digital power pin, IOVDD. The equivalent digital output, SDO, circuit is shown in Figure 22. Output voltage range is the range from ground pin, DGND, to digital power pin, IOVDD.




Figure 21. Equivalent Digital Input Circuit

Figure 22. Equivalent Digital Output Circuit

#### **Operational Notes**

#### 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

# 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

#### 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

#### 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

#### 5. Recommended Operating Conditions

The function and operation of the IC are guaranteed within the range specified by the recommended operating conditions. The characteristic values are guaranteed only under the conditions of each item specified by the electrical characteristics.

#### 6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

#### 7. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

### 8. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

#### 9. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

# **Operational Notes - continued**

#### 10. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode. When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.





Figure 23. Example of Monolithic IC Structure


# 11. Ceramic Capacitor

When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.


# **Ordering Information**



# **Marking Diagram**



Physical Dimension and Packing Information
Package Name



# **Revision History**

Date	Revision	Changes
19.Jan.2023	001	New Release
31.Oct.2024	002	Modify Description of CSB Control

# **Notice**

#### **Precaution on using ROHM Products**

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	JÁPAN USA EU		CHINA
CLASSⅢ	CLACCIII	CLASS II b	СГУССШ
CLASSIV	CLASSⅢ	CLASSⅢ	CLASSⅢ

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (Exclude cases where no-clean type fluxes is used. However, recommend sufficiently about the residue.); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse, is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

### Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

#### **Precautions Regarding Application Examples and External Circuits**

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

#### **Precaution for Storage / Transportation**

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- Even under ROHM recommended storage condition, solderability of products out of recommended storage time period
  may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is
  exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

#### **Precaution for Product Label**

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

#### **Precaution for Disposition**

When disposing Products please dispose them properly using an authorized industry waste company.

#### **Precaution for Foreign Exchange and Foreign Trade act**

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

#### Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

Notice-PAA-E Rev.004

#### **General Precaution**

- 1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

Notice – WE Rev.001