

# Single-Channel Ultra-Fast Gate Driver For Automotive

# BD2311NVX-C

#### **General Description**

BD2311NVX-C is a single gate driver capable of driving GaN HEMTs at Ultra-Fast with narrow pulses, which can contribute to the long-range and high accuracy of LiDAR. It can supply 5.4 A output current in a small 6-pin SON package. As a protection function, the driver includes an Undervoltage Lockout (UVLO) between VCC and GND.

#### **Features**

- AEC-Q100 Qualified<sup>(Note 1)</sup>
- Gate Driver Voltage Range 4.5 V to 5.5 V
- Minimum Input Pulse Width 1.25 ns (220 pF load)
- Typical Rise Time 0.65 ns (220 pF load)
- Typical Fall Time 0.70 ns (220 pF load)
- Built-in Undervoltage Lockout (UVLO) between VCC and GND
- Inverting and Non-inverting Inputs
- Small Package SSON06RX2020 (Note 1) Grade 1

#### **Key Specifications**

Gate Driver Voltage Range: 4.5 V to 5.5 V

Output Current I<sub>OH</sub> / I<sub>OL</sub>: 5.4 A / 2.7 A (Typ)

■ Turn-on / Turn-off Delay Time: 3.4 ns / 3.0 ns (Typ)

Operating Temperature Range: -40 °C to +125 °C

#### Package SSON06RX2020


W (Typ) x D (Typ) x H (Max) 2.0 mm x 2.0 mm x 0.6 mm




#### **Applications**

- Automotive Equipment
- Automotive LiDAR
- DC / DC Converters
- Augmented Reality

#### **Typical Application Circuit**




# **Pin Configuration**



# **Pin Descriptions**

Pin No.	Pin Name	Function		
1	IN+	Logic input pin.		
2	GND	Ground.		
3	VCC	Power supply.		
4	OUTH	Pull-up gate drive output.		
5	OUTL	Pull-down gate drive output.		
6	EN	Enable pin. (Low active)		
- EXP-PAD		Connect EXP-PAD to the internal PCB ground plane. Exposed pad for thermal cooling and internal not connected to GND.		

# **Block Diagram**



Absolute Maximum Ratings (Ta = 25 °C)

Parameter	Symbol	Rating	Unit
Supply Voltage	VCC	-0.3 to +6.5	V
Input Voltage (IN+)	V <sub>IN+</sub>	-5.0 to +7.0	V
Input Voltage (EN)	V <sub>EN</sub>	-5.0 to +7.0	V
Maximum Junction Temperature	Tjmax	150	°C
Storage Temperature Range	Tstg	-55 to +150	°C

Caution 1: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Caution 2: Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, design a PCB with thermal resistance taken into consideration by increasing board size and copper area so as not to exceed the maximum junction temperature rating.

#### Thermal Resistance (Note 1)

Davarratar	Curahal	Thermal Res	l lmit		
Parameter	Symbol	1s <sup>(Note 3)</sup>	2s2p <sup>(Note 4)</sup>	Unit	
SSON06RX2020					
Junction to Ambient	$\theta_{JA}$	284.5	83.2	°C/W	
Junction to Top Characterization Parameter <sup>(Note 2)</sup>	$\Psi_{JT}$	35.0	22.0	°C/W	

(Note 1) Based on JESD51-2A (Still-Air).

(Note 2) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.

(Note 3) Using a PCB board based on JESD51-3.

(Note 4) Using a PCB board based on JESD51-5, 7.					
Layer Number of Measurement Board	Material	Board Size			

Measurement Board	Material	Board Size
Single FR-4		114.3 mm x 76.2 mm x 1.57 mmt
Тор		
Copper Pattern	Thickness	
Footprints and Traces	70 µm	
Laver Number of		D 10:

Layer Number of	Material	Board Size		memai v	/ia <sup>(······</sup>
Measurement Board	Material	board Size		Pitch	Diameter
4 Layers	FR-4	114.3 mm x 76.2 mm x 1.6 mmt		1.20 mm	Ф0.30 mm
Тор		2 Internal Layers		Bottom	
Copper Pattern	Thickness	Copper Pattern	Thickness	Copper Pattern	Thickness
Footprints and Traces	70 µm	74.2 mm x 74.2 mm	35 µm	74.2 mm x 74.2 n	nm 70 μm

(Note 5) This thermal via connect with the copper pattern of layers 1,2, and 4. The placement and dimensions obey a land pattern.

Thermal Via(Note 5)

**Recommended Operating Conditions** 

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VCC	4.5	5.0	5.5	V
Input Voltage (IN+)	V <sub>IN+</sub>	-0.3	-	VCC	V
Input Voltage (EN)	VEN	-0.3	-	VCC	V
Operating Temperature	Topr	-40	+25	+125	°C

Electrical Characteristics (Unless otherwise specified VCC = 5 V, Tj = -40 °C to +125 °C)

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Circuit Current						
VCC Operating Current	Icc	-	38.7	46.0	mA	30 MHz (50 % duty), 2 Ω as R <sub>OUTH</sub> and R <sub>OUTL</sub> , 100 pF load
VCC Shutdown Current	Iccshd	-	0.61	1.00	mA	$V_{IN+} = V_{EN} = 0 V$
Undervoltage Lockout (UVLO)						
UVLO Detect Threshold Voltage	$V_{UVDOWN}$	2.9	3.6	4.3	V	VCC falling
UVLO Reset Threshold Voltage	Vuvup	3.1	3.9	4.5	V	VCC rising
UVLO Hysteresis Voltage	V <sub>UV_HYS</sub>	-	0.3	-	V	
Input						
IN+, EN Pin High Threshold Voltage	V <sub>IH</sub>	1.7	2.1	-	V	
IN+, EN Pin Low Threshold Voltage	VIL	-	1.3	1.8	V	
Hysteresis Voltage	V <sub>HYS</sub>	-	0.8	1.0	V	
Output						
Peak Source Current(Note 1)	Іон	-	5.4	-	Α	
Peak Sink Current(Note 1)	loL	-	2.7	-	Α	
Turn-on Propagation Delay Time	ton	-	3.4	5.0	ns	100 pF load
Turn-off Propagation Delay Time	toff	-	3.0	4.6	ns	100 pF load
Output Rise Time	t <sub>R</sub>	-	0.65	-	ns	0 Ω series 220 pF load
Output Fall Time	t <sub>F</sub>	-	0.70	-	ns	0 Ω series 220 pF load
Minimum Input Pulse Width	t <sub>INMIN</sub>	-	1.25	-	ns	0 Ω series 220 pF load

(Note 1) Not Tested

# **Typical Performance Curves**




Figure 1. VCC Undervoltage Lockout vs Ambient Temperature (VCC = 5 V, 2  $\Omega$  as Routh and Routl, 100 pF load)




Figure 2. VCC Operating Current vs Frequency (VCC = 5 V, 2  $\Omega$  as R<sub>OUTH</sub> and R<sub>OUTL</sub>, 100 pF load)




Figure 3. VCC Operating Current vs Ambient Temperature (VCC = 5 V, 2  $\Omega$  as Routh and Routl, 100 pF load)




Figure 4. VCC Shutdown Current vs Ambient
Temperature
(VCC = 5 V, V<sub>IN+</sub> = V<sub>EN</sub> = 0 V)

# Typical Performance Curves - continued




Figure 5. Input Pin Threshold Voltage vs Ambient Temperature




Figure 6. Output Rise/Fall Time vs Ambient Temperature (VCC = 5 V, 0  $\Omega$  as Routh and Routl, 220 pF load)




Figure 7. Turn-on/off Propagation Delay Time vs Ambient Temperature (VCC = 5 V, 0  $\Omega$  as R<sub>OUTH</sub> and R<sub>OUTL</sub>, 100 pF load)




Figure 8. Startup Time (0  $\Omega$  as Routh and Routl, 220 pF load)

# Typical Performance Curves - continued




Figure 9. Shutdown Time (0  $\Omega$  as Routh and Routl, 220 pF load)




Figure 10. Minimum Input Pulse Width (VCC = 5 V, 0  $\Omega$  as Routh and Routl, GNE1040TB<sup>(Note 1)</sup>) (Note 1) Caution, GNE1040TB can't be applied for Automotive

# **Timing Chart**




Figure 11. Timing Chart




Figure 12. UVLO Timing Chart

# **Function Table**

Table 1. The device will operate in following mode when in UVLO state.

IN+	EN	OUTH	OUTL
X <sup>(Note 6)</sup>	X <sup>(Note 6)</sup>	OPEN	L

<sup>(</sup>Note 6) X is not dependent on the value.

Table 2. The device will operate in following mode when not in UVLO state.

IN+	EN	OUTH	OUTL
L	L	OPEN	L
Н	L	Н	OPEN
L	Н	OPEN	L
Н	Н	OPEN	L

# **Application Components Selection Method**

#### (1) Gate Resistor

The gate resistor  $R_{G(ON/OFF)}$  is selected to the switching speed of the power device. The switching time (tsw) is defined as the time spent to reach the end of the plateau voltage, so the turn-on gate resistor  $R_{G(ON)}$  can be calculated using the following formulas.

$$I_G = \frac{Q_{gs} + Q_{gd}}{t_{SW}} \tag{1}$$

$$R_{TOTAL(ON)} = R_{PON} + R_{G(ON)} = \frac{VCC - V_{GS(TH)}}{I_G} \quad [2]$$

$$t_{SW} = \frac{Q_{gs} + Q_{gd}}{I_G} = \frac{(Q_{gs} + Q_{gd})(R_{PON} + R_{G(ON)})}{(VCC - V_{GS(TH)})}$$
[3]

Where:

 $I_G$  is the gate current of the power device.

 $Q_{gs}$  is the charge between gate and source of the power device.

 $Q_{ad}\,$  is the charge between gate and drain of the power device.

 $V_{GS(TH)}$  is the threshold voltage of the power device.

The turn-on gate resistance can be changed to control output slew rate ( $dV_D/dt$ ). The slew rate of the power device is determined by the following equation.

$$\frac{dV_D}{dt} = \frac{I_G}{C_{rss}} \tag{4}$$

where:

 $\mathcal{C}_{rss}$  is the feedback capacitance.

The gate resistance is determined as follows by substituting equation [4] into equation [2].

$$R_{TOTAL(ON)} = R_{PON} + R_{G(ON)} = \frac{VCC - V_{GS(TH)}}{c_{rss} \times \frac{dV_D}{dt}}$$
 [5]

$$R_{G(ON)} = \frac{VCC - V_{GS(TH)}}{C_{rss} \times \frac{dV_D}{dt}} - R_{PON}$$
 [6]




Figure 13. Gate Driver Equivalent Circuit




Figure 14. Gate Charge Transfer Characteristics

When other power devices are turned on, current flows in the power device which is off through Cgd. At this point, the gate resistance ( $R_{G(OFF)}$ ) should be set so that the gate voltage does not exceed the threshold of the power device and turn on the power device itself.

$$V_{GS(TH)} \ge \left(R_{NOFF} + R_{G(OFF)}\right) \times I_G = \left(R_{NOFF} + R_{G(OFF)}\right) \times C_{gd} \times \frac{dV_D}{dt}$$
[7]

$$R_{G(OFF)} \le \frac{V_{GS(TH)}}{C_{gd} \times \frac{dV_D}{dt}} - R_{NOFF}$$
 [8]

# **Application Components Selection Method – continued**

(2) Input Capacitor

A low-ESR ceramic capacitor should be used near the VCC pin to reduce input ripple voltage. In considering of the DC bias characteristic, it is recommended 0.5 μF or more between VCC and GND.

#### **PCB Layout**

The voltage of VCC pin may be risen by the parasitic inductance of the PCB and the bonding wire in the IC.

The mechanism by which VCC voltage rises is Figure 15.

- (1) When the signal with short pulse width is input as an input signal, it is turned off in the state that Pch-FET of the final stage is turned on and flows current.
- (2) When Pch-FET is turned off while current is flowing, VCC voltage is risen by the parasitic inductance.

When VCC voltage is risen and over absolute maximum ratings, it can damage the IC.

To reduce the rising of VCC voltage, please locate a ceramic capacitor which is low-ESR near the VCC pin and the GND pin, and connect it so that parasitic inductance  $L_{VCC}$  and  $L_{GND}$  in the PCB becomes small. It is recommended 1 nH or less each  $L_{VCC}$  and  $L_{GND}$ .





Figure 15. Mechanism of Overshoot

# I/O Equivalence Circuits



#### **Operational Notes**

#### 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

# 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

#### 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

#### 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

#### 5. Recommended Operating Conditions

The function and operation of the IC are guaranteed within the range specified by the recommended operating conditions. The characteristic values are guaranteed only under the conditions of each item specified by the electrical characteristics.

#### 6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

#### 7. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

# **Operational Notes - continued**

#### 8. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

#### 9. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

# 10. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.

When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




Figure 16. Example of Monolithic IC Structure


#### 11. Ceramic Capacitor

When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.


# **Ordering Information**



# **Marking Diagram**



**Physical Dimension and Packing Information** 



**Revision History** 

Date	Revision	Changes
12.Mar.2024	001	New Release

# **Notice**

#### **Precaution on using ROHM Products**

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	USA	EU	CHINA
CLASSⅢ	CL A CC TT	CLASS II b	СГУССШ
CLASSIV	CLASSⅢ	CLASSⅢ	CLASSⅢ

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (Exclude cases where no-clean type fluxes is used. However, recommend sufficiently about the residue.); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse, is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

# Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

#### **Precautions Regarding Application Examples and External Circuits**

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

#### **Precaution for Storage / Transportation**

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- Even under ROHM recommended storage condition, solderability of products out of recommended storage time period
  may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is
  exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

#### **Precaution for Product Label**

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

#### **Precaution for Disposition**

When disposing Products please dispose them properly using an authorized industry waste company.

#### **Precaution for Foreign Exchange and Foreign Trade act**

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

#### Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

Notice-PAA-E Rev.004

#### **General Precaution**

- 1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

Notice – WE Rev.001