

# Isolation Voltage 2500Vrms 1ch Gate Driver Providing Galvanic Isolation

## **BM6105AFW-LBZ**

#### **General Description**

This is the product guarantees long time support in Industrial market. As these applications, it is the best product when used.

The BM6105AFW-LBZ is a gate driver with isolation voltage 2500Vrms, I/O delay time of 120ns, and minimum input pulse width of 60ns. The miller clamp function, fault signal output functions, ready signal output function, under voltage lockout (UVLO) function, and desaturation protection (DESAT) function are built-in.

#### **Features**

- Long Time Support Product for Industrial Applications.
- Providing Galvanic Isolation 1ch
- Miller Clamp Function
- Fault Signal Output Function
- Ready Signal Output Function
- Under Voltage Lockout Function
- Desaturation Protection Function
- Supporting Negative VEE2

## **Applications**

- Driving IGBT Gate for Industrial Equipment
- Driving MOSFET Gate for Industrial Equipment

#### **Key Specifications**

■ Isolation Voltage: 2500Vrms
■ Maximum Gate Drive Voltage: 20V
■ I/O Delay Time: 120ns (Max)
■ Minimum Input Pulse Width: 60ns (Max)

Package SOP16WM W(Typ) x D(Typ) x H(Max) 10.34mm x 10.31mm x 2.64mm



SOP16WM

## **Typical Application Circuit**




Figure 1. Typical Application Circuit

# Contents

General Description	
Features	1
Applications	
K.e.y Specifications	1
Package	1
Typical Application Circuit	1
Recommended Range of External Constants	3
Pin Configurations	
Pin Descriptions	3
Description of Functions and Examples of Constant Setting	5
Absolute Maximum Ratings	7
Thermal Resistance	7
Recommended Operating Conditions	8
Insulation Related Characteristics	8
Electrical Characteristics	9
Typical Performance Curves	10
I/O Equivalence Circuits	
Operational Notes	
Ordering Information	
Marking Diagram	25
Physical Dimension Tape and Reel Information	26
Revision History	27

**Recommended Range of External Constants** 

Die Nome	Currente ed	Red	1.114		
Pin Name	Symbol	Min	Тур	Max	Unit
VCC1	C <sub>VCC1</sub>	0.1	1.0	-	μF
VCC2	Cvcc2	0.33	-	-	μF

## **Pin Configurations**

(TOP VIEW)




Figure 2. Pin Configuration

## **Pin Descriptions**

Pin No.	Pin Name	Function
1	VEE2	Output-side negative power supply pin
2	DESAT	Desaturation detection pin
3	GND2	Output-side ground pin
4	NC	Non-connection
5	VCC2	Output-side positive power supply pin
6	OUT	Output pin
7	CLAMP	Miller clamp pin
8	VEE2	Output-side negative power supply pin
9	GND1	Input-side ground pin
10	INA	Control input pin A
11	INB	Control input pin B
12	RDY	Ready output pin
13	FLT	Fault output pin
14	XRST	Reset input pin
15	VCC1	Input-side power supply pin
16	GND1	Input-side ground pin

#### Pin Descriptions - continued

1. VCC1 (Input-side power supply pin)

The VCC1 pin is a power supply pin on the input side. To reduce voltage fluctuations due to the current to drive internal transformers, connect a bypass capacitor between the VCC1 and the GND1 pins.

#### 2. GND1 (Input-side ground pin)

The GND1 pin is a ground pin on the input side.

#### 3. VCC2 (Output-side positive power supply pin)

The VCC2 pin is a positive power supply pin on the output side. To reduce voltage fluctuations due to the OUT pin output current and due to the current to drive internal transformers, connect a bypass capacitor between the VCC2 and the GND2 pins.

#### 4. VEE2 (Output-side negative power supply pin)

The VEE2 pin is a negative power supply pin on the output side. To reduce voltage fluctuations due to the OUT pin output current and due to the current to drive internal transformers, connect a bypass capacitor between the VEE2 and the GND2 pins. To use no negative power supply, connect the VEE2 pin to the GND2 pin.

#### 5. GND2 (Output-side ground pin)

The GND2 pin is a ground pin on the output side. Connect the GND2 pin to the emitter/source of a power device.

#### 6. INA, INB and XRST (Control input pin and Reset input pin)

The INA, INB and XRST pins are used to determine output logic.

XRST	INB	INA	OUT
L	Χ	X	L
Н	Н	X	L
Н	L	L	L
Н	L	Н	Н

#### 7. FLT (Fault output pin)

The FLT pin is an open drain pin used to output a fault signal when desaturation function is activated, and will be cleared at the rising edge of XRST.

Status	FLT
While in normal operation	Н
When desaturation function is activated	L

## 8. RDY (Ready output pin)

The RDY pin shows the status of three internal protection features which are VCC1 UVLO, VCC2 UVLO, and output state feedback (OSFB). 'output state feedback' is a function to compare output logic with input logic, and outputs L when it does not match.

Status	RDY
While in normal operation	Н
VCC1 UVLO or VCC2 UVLO or Output state feedback (disaccord)	L

#### OUT (Output pin)

The OUT pin is a pin used to drive the gate of a power device.

#### 10. CLAMP (Miller clamp pin)

The CLAMP pin is a pin for preventing increase in gate voltage due to the miller current of the power device connected to OUT pin. Connect the CLAMP pin to the VEE2 pin when miller clamp function is not used.

## 11. DESAT (Desaturation detection pin)

This is a detection pin for DESAT protection. When the DESAT pin voltage is V<sub>DESAT</sub> or more, DESAT function will be activated. This may cause the IC to malfunction in an open state. To avoid such trouble, short circuit the DESAT pin to the GND2 pin when the desaturation protection is not used. In order to prevent the wrong detection due to noise, the noise filter time t<sub>DESATFIL</sub> is set.

## **Description of Functions and Examples of Constant Setting**

1. Miller Clamp Function

If OUT=L and the CLAMP pin voltage < VCLPON, the internal MOSFET of the CLAMP pin turns on.

OUT	CLAMP	Internal MOSFET of the CLAMP pin
L	Less than V <sub>CLPON</sub>	ON
L	V <sub>CLPON</sub> or more	OFF
Н	X	OFF




Figure 3. Timing Chart of Miller Clamp Function

#### 2. Fault Status Output

This function is used to output a fault signal from the FLT pin when the desaturation protection function is activated and hold the Fault signal until rising edge of XRST is put in.

## 3. Under Voltage Lockout (UVLO) Function

The BM6105AFW-LBZ incorporates the Under Voltage Lockout (UVLO) function both on the input and the output sides. When the power supply voltage drops to V<sub>UVLO1L</sub> or V<sub>UVLO2L</sub>, the OUT pin and the RDY pin both will output the "L" signal. When the power supply voltage rises to V<sub>UVLO1H</sub> or V<sub>UVLO2H</sub>, these pins will be reset. To prevent malfunctions due to noises, mask time t<sub>UVLO1MSK</sub> and t<sub>UVLO2MSK</sub> are set on both input and output sides.




Figure 4. Input-side UVLO Function Operation Timing Chart




Figure 5. Output-side UVLO Operation Timing Chart

## Description of Functions and Examples of Constant Setting - continued

4. Desaturation Protection Function (DESAT)

When the DESAT pin voltage is  $\dot{V}_{DESAT}$  or more, the DESAT function will be activated. When the DESAT function is activated, the OUT pin voltage will be set to the "L" level, and then the FLT pin voltage to the "L" level. When the rising edge is put in the XRST pin, the DESAT function will be released.




Figure 6. DESAT Operation Timing Chart

## 5. I/O Condition Table

	Idition Table		Input						Output			
No.	Status	VCC1	VCC2	DESAT	XRST	INB	INA	CLAMP	OUT	CLAMP	FLT	RDY
1	VCC1	UVLO	X	X	X	X	Х	H	L	Hi-Z	Н	L
2	UVLO	UVLO	Х	Х	Х	Х	Χ	L	L	L	Н	L
3		0	UVLO	L	Х	Χ	Χ	Н	L	Hi-Z	Н	L
4	VCC2	0	UVLO	L	Х	Х	Х	L	L	L	Н	L
5	UVLO	0	UVLO	Н	Х	Х	Х	Н	L	Hi-Z	L	L
6		0	UVLO	Н	Х	Х	Х	L	L	L	L	L
7	DESAT	0	0	Н	Х	Х	Х	Н	L	Hi-Z	L	Н
8	DESAI	0	0	Н	Х	Х	Х	L	L	L	L	Н
9	XRST	0	0	L	L	Х	Х	Н	L	Hi-Z	Н	Н
10	ARSI	0	0	L	L	Х	Х	L	L	L	Н	Н
11		0	0	L	Н	Н	Х	Н	L	Hi-Z	Н	Н
12		0	0	L	Н	Н	Х	L	L	L	Н	Н
13	operation	0	0	L	Н	L	L	Н	L	Hi-Z	Н	Н
14		0	0	L	Н	L	L	L	L	L	Н	Н
15		0	0	L	Н	L	Н	Х	Н	Hi-Z	Н	Н

o: VCC1 or VCC2 > UVLO, X:Don't care

## **Absolute Maximum Ratings**

Parameter	Parameter Symbol Limits		Unit
Input-side Supply Voltage	V <sub>CC1</sub>	-0.3 to +7.0 <sup>(Note 1)</sup>	V
Output-side Positive Supply Voltage	V <sub>CC2</sub>	-0.3 to +24.0 <sup>(Note 2)</sup>	V
Output-side Negative Supply Voltage	V <sub>EE2</sub>	-15.0 to +0.3 <sup>(Note 3)</sup>	V
Maximum Difference Voltage between Output-side Positive and Negative Supply Voltages	V <sub>MAX2</sub>	30.0	V
INA, INB, XRST Pin Input Voltage	Vin	-0.3 to +VCC1+0.3 or 7.0 <sup>(Note 1)</sup>	V
RDY, FLT Pin Input Voltage	V <sub>FLT</sub>	-0.3 to +VCC1+0.3 or 7.0 <sup>(Note 1)</sup>	V
DESAT Pin Input Voltage	V <sub>DESATIN</sub>	-0.3 to VCC2+0.3 <sup>(Note 2)</sup>	V
OUT Pin Output Current (10µs)	IOUTPEAK	5.0	А
OUT, CLAMP Pin Voltage	V <sub>OUT</sub>	VEE2-0.3 to VCC2+0.3	V
RDY, FLT Output Current	I <sub>FLT</sub>	10	mA
Storage Temperature Range	Tstg	-55 to +150	°C
Maximum Junction Temperature	Tjmax	+150	°C

Caution 1: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Caution 2: Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, design a PCB with thermal resistance taken into consideration by increasing board size and copper area so as not to exceed the maximum junction temperature rating.

(Note 1) Relative to GND1. (Note 2) Relative to GND2.

(Note 3) Must not exceed Tjmax=150°C.

## Thermal Resistance<sup>(Note 4)</sup>

Doromotor	Councile of	Thermal Res	l lmit	
Parameter	Symbol	1s <sup>(Note 6)</sup>	2s2p <sup>(Note 7)</sup>	Unit
SOP16WM				
Junction to Ambient	θја	104.1	66.2	°C/W
Junction to Top Characterization Parameter <sup>(Note 5)</sup>	$\Psi_{JT}$	34	32	°C/W

(Note 4) Based on JESD51-2A (Still-Air).

(Note 5) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.

(Note 6) Using a PCB board based on JESD51-3.

(Note 7) Using a PCB board based of	n JESD51-7.			
Layer Number of Measurement Board	Material	Board Size		
Single	FR-4	114.3mm x 76.2mm x	1.57mmt	
Тор				
Copper Pattern	Thickness			
Footprints and Traces	70µm			
Layer Number of Measurement Board	Material	Board Size		
4 Layers	FR-4	114.3mm x 76.2mm	x 1.6mmt	
Тор		2 Internal Laye	ers	Bottor
Copper Pattern	Thickness	Copper Pattern	Thickness	Copper Pattern

70µm

Footprints and Traces

**Thickness** 

70µm

**Bottom** 

74.2mm x 74.2mm

35µm

74.2mm x 74.2mm

## **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit
Input-side Supply Voltage	V <sub>CC1</sub> <sup>(Note 8)</sup>	4.5	5.0	5.5	V
Output-side Positive Supply Voltage	V <sub>CC2</sub> (Note 9)	13.3	15.0	20.0	V
Output-side Negative Supply Voltage	V <sub>EE2</sub> (Note 9)	-12	-	0	V
Maximum Difference Voltage between Output-side Positive and Negative Supply Voltages	V <sub>MAX2</sub>	-	1	28.0	V
Operating Temperature	Topr	-40	+25	+105	°C

(Note 8) Relative to GND1. (Note 9) Relative to GND2.

## **Insulation Related Characteristics**

Parameter	Symbol	Characteristic	Unit	
Insulation Resistance (V <sub>IO</sub> =500V)	Rs	>109	Ω	
Insulation Withstand Voltage (1min)	Viso	2500	Vrms	
Insulation Test Voltage (1s)	V <sub>ISO</sub>	3000	Vrms	

## **Electrical Characteristics**

(Unless otherwise specified Ta=-40°C to +105°C,  $V_{CC1}$ =4.5V to 5.5V,  $V_{CC2}$ =13.3V to 20V,  $V_{EE2}$ =-12V to 0V)

Unless otherwise specified Ta=-40°C to  Parameter	Symbol	Min	Typ	Max	Unit	Conditions
General	Symbol	IVIII I	тур	IVIAX	Offic	Conditions
Input-side Circuit Current 1	I <sub>CC11</sub>	0.16	0.32	0.48	mA	
Input-side Circuit Current 2		0.10	0.32	0.48	mA	INA=10kHz, Duty=50%
•	I <sub>CC12</sub>				_	· · ·
Input-side Circuit Current 3	I <sub>CC13</sub>	0.26	0.52	0.78	mA	INA=20kHz, Duty=50%
Output-side Circuit Current 1	I <sub>CC21</sub>	0.9	1.8	2.7	mA	OUT=L
Output-side Circuit Current 2	Icc22	8.0	1.7	2.5	mA	OUT=H
Logic		0.0				INA IND YEST
Logic High Level Input Voltage	VINH	2.0	-	V <sub>CC1</sub>	V	INA, INB, XRST
Logic Low Level Input Voltage	V <sub>INL</sub>	0	-	0.8	V	INA, INB, XRST
Logic Pull-down Resistance	RIND	25	50	100	kΩ	INA
Logic Pull-up Resistance	R <sub>INU</sub>	25	50	100	kΩ	INB, XRST, RDY, FLT
Logic Minimum Pulse Width	tinmsk	-	-	60	ns	INA, INB
XRST Input Mask Time	t <sub>XRSTMIN</sub>	-	-	800	ns	
Output	T	T	T	T	T	T
OUT ON Resistance (Source)	Ronh	0.3	0.8	1.5	Ω	I <sub>OUT</sub> =-40mA
OUT ON Resistance (Sink)	Ronl	0.2	0.5	0.9	Ω	I <sub>OUT</sub> =40mA
OUT Maximum Current	loutmax	3.0	4.5	-	Α	Guaranteed by design
CLAMP ON Resistance	RONCLP	0.2	0.5	0.9	Ω	Iclamp=40mA
Low level CLAMP Current	ICLAMPL	3.0	4.5	-	Α	Guaranteed by design
Turn ON Time	tpon	50	80	120	ns	
Turn OFF Time	tpoff	50	80	120	ns	
Propagation Distortion	tpdist	-20	0	+20	ns	tpoff - tpon
Rise Time	t <sub>RISE</sub>	-	50	100	ns	10Ω, 10nF between OUT to VEE2
Fall Time	t <sub>FALL</sub>	-	50	100	ns	Guaranteed by design
CLAMP ON Threshold Voltage	V <sub>CLPON</sub>	1.8	2	2.2	V	Relative to VEE2
Common Mode Transient Immunity	СМ	100	-	-	kV/μs	Guaranteed by design
Protection functions						
VCC1 UVLO OFF Voltage	V <sub>UVLO1</sub> H	3.35	3.50	3.65	V	
VCC1 UVLO ON Voltage	V <sub>UVLO1L</sub>	3.25	3.40	3.55	V	
VCC1 UVLO Mask Time	tuvlo1msk	0.8	2.5	5.0	μs	
VCC2 UVLO OFF Voltage	V <sub>UVLO2</sub> H	11.3	12.3	13.3	V	
VCC2 UVLO ON Voltage	V <sub>UVLO2L</sub>	10.3	11.3	12.3	V	
VCC2 UVLO Mask Time	tuvlo2MSK	3.8	7.7	14	μs	
DESAT Charging Current	I <sub>DESATC</sub>	450	500	550	μA	
DESAT Threshold Voltage	V <sub>DESAT</sub>	8.5	9.0	9.5	V	
DESAT Filter Time	t <sub>DESATFIL</sub>	0.16	0.25	0.34	μs	
DESAT Delay Time (OUT)	t <sub>DESATOUT</sub>	0.31	0.38	0.45	μs	
DESAT Delay Time (FLT)	tdesatflt	0.34	0.42	0.50	μs	
DESAT Low Voltage	VDESATL	-	0.1	0.22	V	IDESAT=1mA
Leading Edge Blanking	tDESATLEB	0.28	0.4	0.52	μs	Guaranteed by design
OSFB Output Filtering Time	tosfbfil		2		μs	, ,
RDY Output Low Voltage	V <sub>RDYL</sub>	-	0.08	0.15	V	I <sub>RDY</sub> =5mA
FLT Output Low Voltage	VFLTL	_	0.08	0.15	V	I <sub>FLT</sub> =5mA

## **Typical Performance Curves**




Figure 7. Input-side Circuit Current 1 vs Input-side Supply Voltage




Figure 8. Input-side Circuit Current 1 vs
Temperature




Figure 9. Input-side Circuit Current 2 vs Input-side Supply Voltage (INA=10kHz, Duty=50%)




Figure 10. Input-side Circuit Current 2 vs Temperature (INA=10kHz, Duty=50%)




Figure 11. Input-side Circuit Current 3 vs Input-side Supply Voltage (INA=20kHz, Duty=50%)




Figure 12. Input-side Circuit Current 3 vs Temperature (INA=20kHz, Duty=50%)




Figure 13. Output-side Circuit Current 1 vs Output-side Positive Supply Voltage (VEE2=0V, OUT=L)




Figure 14. Output-side Circuit Current 1 vs Temperature (V<sub>EE2</sub>=0V, OUT=L)




Figure 15. Output-side Circuit Current 1 vs Output-side Positive Supply Voltage (V<sub>EE2</sub>=-8V, OUT=L)




Figure 16. Output-side Circuit Current 1 vs Temperature ( $V_{\text{EE2}}$ =-8V, OUT=L)




Figure 17. Output-side Circuit Current 1 vs Output-side Positive Supply Voltage (VEE2=-12V, OUT=L)




Figure 18. Output-side Circuit Current 1 vs Temperature (VEE2=-12V, OUT=L)




Figure 19. Output-side Circuit Current 2 vs Output-side Positive Supply Voltage (V<sub>EE2</sub>=0V, OUT=H)




Figure 20. Output-side Circuit Current 2 vs Temperature (V<sub>EE2</sub>=0V, OUT=H)




Figure 21. Output-side Circuit Current 2 vs Output-side Positive Supply Voltage (VEE2=-8V, OUT=H)




Figure 22. Output-side Circuit Current 2 vs Temperature (V<sub>EE2</sub>=-8V, OUT=H)




Figure 23. Output-side Circuit Current 2 vs Output-side Positive Supply Voltage (V<sub>EE2</sub>=-12V, OUT=H)




Figure 24. Output-side Circuit Current 2 vs Temperature (V<sub>EE2</sub>=-12V, OUT=H)




Figure 25. Logic High Level Input Voltage vs Input-side Supply Voltage




Figure 26. Logic Low Level Input Voltage vs Input-side Supply Voltage




Figure 27. Logic Pull-down Resistance vs Input-side Supply Voltage




Figure 28. Logic Pull-up Resistance vs Input-side Supply Voltage




Figure 29. Logic Minimum Pulse Width vs Input-side Supply Voltage




Figure 30. XRST Input Mask Time vs Input-side Supply Voltage




Figure 31. OUT ON Resistance (Source) vs Output-side Positive Supply Voltage (Iout=-40mA)




Figure 32. OUT ON Resistance (Sink) vs Output-side Positive Supply Voltage (Iout=40mA)




Figure 33. CLAMP ON Resistance vs Output-side Positive Supply Voltage (I<sub>CLAMP</sub>=40mA)




Figure 34. Turn ON Time vs Output-side Positive Supply Voltage




Figure 35. Turn OFF Time vs Output-side Positive Supply Voltage




Figure 36. Propagation Distortion vs Output-side Positive Supply Voltage




Figure 37. CLAMP ON Threshold Voltage vs Output-side Positive Supply Voltage




Figure 38. VCC1 UVLO OFF Voltage vs Temperature




Figure 39. VCC1 UVLO ON Voltage vs Temperature




Figure 40. VCC1 UVLO Mask Time vs Temperature




Figure 41. VCC2 UVLO OFF Voltage vs Temperature




Figure 42. VCC2 UVLO ON Voltage vs Temperature




Figure 43. VCC2 UVLO Mask Time vs Temperature




Figure 44. DESAT Charging Current vs Output-side Positive Supply Voltage




Figure 45. DESAT Threshold Voltage vs Output-side Positive Supply Voltage




Figure 46. DESAT Filter Time vs Output-side Positive Supply Voltage




Figure 47. DESAT Delay Time (OUT) vs Output-side Positive Supply Voltage




Figure 48. DESAT Delay Time (FLT) vs Output-side Positive Supply Voltage




Figure 49. DESAT Low Voltage vs Output-side Positive Supply Voltage





Figure 50. RDY/FLT Output Low Voltage vs Input-side Supply Voltage

I/O Equivalence Circuits



Pin No.	ce Circuits - continued  Name	I/O oguivalanaa airavita		
PIN NO.	Function	I/O equivalence circuits		
10	INA	VCC1		
	Control input pin A	GND1		
11	INB	VCC1		
	Control input pin B	INB/XRST O		
14	XRST			
	Reset input pin	GND1		
12	RDY	VCC1		
	Ready output pin	RDY/FLT		
13	FLT			
13	Fault output pin	GND1		

#### **Operational Notes**

#### 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

#### 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

#### 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

## 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

## 5. Recommended Operating Conditions

The function and operation of the IC are guaranteed within the range specified by the recommended operating conditions. The characteristic values are guaranteed only under the conditions of each item specified by the electrical characteristics.

#### 6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

## 7. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

## 8. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

#### 9. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

#### 10. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

## **Operational Notes - continued**

## 11. Regarding the Input Pin of the IC

This IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode. When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




Figure 51. Example of IC structure


#### 12. Ceramic Capacitor

When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.


#### 13. Area of Safe Operation (ASO)

Operate the IC such that the output voltage, output current, and the maximum junction temperature rating are all within the Area of Safe Operation (ASO).


**Ordering Information** 



## **Marking Diagram**



**Physical Dimension and Packing Information** 



**Revision History** 

Date	Revision	Changes
07.Jun.2018	001	New Release

## **Notice**

#### **Precaution on using ROHM Products**

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1						
JAPAN	USA	EU	CHINA			
CLASSⅢ	CLASSII	CLASS II b	CLASSⅢ			
CLASSIV		CLASSⅢ	CLASSIII			

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

## Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

## **Precautions Regarding Application Examples and External Circuits**

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

## **Precaution for Storage / Transportation**

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- Even under ROHM recommended storage condition, solderability of products out of recommended storage time period
  may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is
  exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

#### **Precaution for Product Label**

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

#### **Precaution for Disposition**

When disposing Products please dispose them properly using an authorized industry waste company.

#### **Precaution for Foreign Exchange and Foreign Trade act**

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

#### Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

Notice-PAA-E Rev.003

#### **General Precaution**

- 1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

Notice – WE Rev.001