

## AC/DC Converter IC

# PWM Type DC/DC Converter IC Integrated Switching MOSFET

BM2P061E-Z BM2P101E-Z BM2P131E-Z

### General Description

This series IC is a PWM type DC/DC converter for AC/DC which provides an optimum system for various electrical product. It supports both isolated and non-isolated devices, enabling simpler design of various types of low power consumption electrical converters.

This series also has a built-in starter circuit that can withstand up to 650 V, which contributes to low power consumption. Since current mode control is utilized, current is restricted in each cycle and excellent performance is demonstrated in bandwidth and transient response. Switching frequency is fixed at 65 kHz, 100 kHz or 130 kHz. At light load, the switching frequency is reduced and high efficiency is achieved. A frequency hopping function is also built-in, which contributes to low EMI. In addition, this product has a built-in super junction MOSFET which has a withstand voltage of 650 V.

### Features


- Switching Frequency=65 kHz, 100 kHz, 130 kHz
- PWM Current Mode Control
- Built-in Frequency Hopping Function
- Burst Operation at Light Load
- Frequency Reduction Function
- Built-in 650 V Starter Circuit
- Built-in 650 V Super Junction MOSFET
- VCC Pin Under Voltage Protection
- VCC Pin Over Voltage Protection
- Over Current Limiter Function per Cycle
- Over Current Limiter with AC Voltage Correction
- Soft Start Function
- Brown IN/OUT Function
- ZT Pin OVP Function

### Key Specifications

- Power Supply Voltage Operation Range:  
VCC: 8.90 V to 26.00 V  
DRAIN: 650 V(Max)
- Normal Operating Current: 1.00 mA(Typ)
- Burst Operating Current: 0.30 mA(Typ)
- Switching Frequency:  
1A(BM2P061E-Z): 65 kHz(Typ)  
1B(BM2P101E-Z): 100 kHz(Typ)  
1C(BM2P131E-Z): 130 kHz(Typ)
- Operating Temperature Range: -40 °C to +105 °C
- MOSFET ON Resistance: 0.955 Ω(Typ)

Package  
DIP7AK:


W(Typ) x D(Typ) x H(Max)  
9.27 mm x 6.35 mm x 8.63 mm  
pitch 2.54 mm



### Applications

Household Electrical Appliances, Adapters, etc.

### Typical Application Circuit




○Product structure: Silicon integrated circuit ○This product has no designed protection against radioactive rays

www.rohm.com

© 2018 ROHM Co., Ltd. All rights reserved.

TSZ22111 • 14 • 001


Pin Configuration



Pin Description

Pin No.	Pin Name	I/O	Function	ESD Diode	
				VCC	GND
1	SOURCE	I/O	MOSFET SOURCE pin	-	✓
2	BR	I	AC voltage detect pin	-	✓
3	GND	I/O	GND pin	✓	-
4	FB	I	Feedback signal input pin	-	✓
5	ZT	I	Auxiliary winding input pin	-	✓
6	VCC	I	Power supply input pin	-	✓
7	DRAIN	I/O	MOSFET DRAIN pin	-	✓

Block Diagram



Description of Blocks

1. Starter Circuit (DRAIN: 7 pin)

This IC enables low standby electric power and high-speed startup because it has a built-in start circuit (650 V withstand voltage). The current consumption after startup is OFF current  $I_{START3}$  (Typ=10  $\mu$ A).




Figure 1. Start Circuit Block Diagram




Figure 2. Startup Current vs the VCC Pin Voltage

2. Start Sequence (Soft Start Operation, Light Load Operation, Auto Restart Operation by Over Load Protection)

Start sequence is shown in Figure 3 and see the sections below for detailed descriptions.




Figure 3. Start Sequences Timing Chart

- A: The input voltage  $V_H$  is applied to the IC. As  $V_H$  voltage is applied, the BR pin voltage becomes higher than  $V_{BR1}$  (Typ=0.7 V).
- B: When the VCC pin voltage exceeds  $V_{UVLO1}$  (Typ=13.5 V), the IC starts to operate. When the IC judges the other protection functions as normal condition, switching operation starts. Until the secondary output voltage becomes a constant value from startup, the VCC pin voltage drops by the VCC pin consumption current. When the VCC pin voltage becomes  $V_{CHG1}$  (Typ=8.7 V) or less, the VCC pin charge operation starts.
- C: Switching operation starts with the soft start function, over current limit value is restricted to prevent any excessive rise in voltage or current. Output voltage will be set to rated voltage within the  $t_{FOLP1}$  (Typ=64 ms).
- D: Once the output voltage is stable, the VCC pin voltage is also stable.
- E: When the FB pin voltage becomes  $V_{BST1}$  (Typ=0.40 V) or less at light load, the IC starts burst operation to reduce the power consumption.
- F: When the FB pin voltage becomes  $V_{FOLP1}$  (Typ=3.4 V) or more, overload protection function operates.
- G: When the FB pin voltage stays  $V_{FOLP1}$  (Typ=3.4 V) or more for  $t_{FOLP1}$  (Typ=64 ms) or more, switching stops. When the FB pin voltage becomes  $V_{FOLP2}$  (Typ=3.2 V) or less, the IC's internal FB OLP timer is reset.
- H: Stopping switching continues for  $t_{FOLP2}$  (Typ=512 ms), the IC starts switching.
- I: Same as D.

Description of Blocks – continued

3. VCC Pin Protection Function

This IC has the internal protection functions at the VCC pin.

- 1) Under voltage protection function: VCC UVLO (Under Voltage Lockout)
- 2) Over voltage protection function: VCC OVP (Over Voltage Protection)
- 3) VCC charge function

The VCC charge function charges the VCC pin from the high voltage line through the starter circuit at startup time and so on.

(1) VCC UVLO / VCC OVP Function

VCC UVLO function and VCC OVP function are auto recovery type protection function with voltage hysteresis. Switching is stopped by the VCC OVP function when the VCC pin voltage  $\geq V_{OVP1}$  (Typ=27.0 V), and restarts when the VCC pin voltage  $\leq V_{OVP2}$  (Typ=23.0 V).




Figure 4. VCC UVLO / VCC OVP / VCC Charge Function Timing Chart

- A: The VCC pin voltage starts to rises.
- B: When the VCC pin voltage is  $V_{UVLO1}$  (Typ=13.5 V) or more, the VCC UVLO function is released and DC/DC operation starts.
- C: When the VCC pin voltage is  $V_{CHG1}$  (Typ=8.7 V) or less, the VCC charge function operates and the VCC pin voltage rises.
- D: When the VCC pin voltage is  $V_{CHG2}$  (Typ=13.0 V) or more, the VCC charge function stops.
- E: When the status that the VCC pin voltage is  $V_{OVP1}$  (Typ=27.0 V) or more continues for  $t_{COMP1}$  (Typ=100  $\mu$ s), switching is stopped by the VCC OVP function.
- F: When the VCC pin voltage becomes  $V_{OVP2}$  (Typ=23.0 V) or less, switching operation restarts.
- G: The VCC pin voltage drops.
- H: Same as C.
- I: Same as D.
- J: When the input voltage  $V_H$  drops and the VCC pin voltage becomes  $V_{UVLO2}$  (Typ=8.2 V) or less, switching operation is stopped by the VCC UVLO function.

(2) VCC Charge Function

The IC starts to operate when the VCC pin voltage becomes  $V_{UVLO1}$  (Typ=13.5 V) or more. After that, the VCC charge function operates when the VCC pin voltage becomes  $V_{CHG1}$  (Typ=8.7 V) or less. During this time, the VCC pin is charged from the DRAIN pin through the starter circuit. By this operation, failure at startup is prevented. Once the VCC charge function starts, it continues charge operation until the VCC pin voltage becomes  $V_{CHG2}$  (Typ=13.0 V) or more, after which the charge function stops.

Description of Blocks – continued

4. DC/DC Driver (PWM Comparator, Frequency Hopping, Slope Compensate, OSC, Burst)

This IC operates by current mode PWM control. The internal oscillator sets the switching frequency at a fixed value when the FB pin voltage  $\geq V_{DLT1}$  (Typ=1.25 V). It also has a built-in switching frequency hopping function.

Maximum duty cycle is fixed at 75 % (Typ) and minimum pulse width is fixed at 500 ns (Typ).

With current mode control, when the duty cycle exceeds 50 %, a sub harmonic oscillation may occur. As a countermeasure, the IC has built-in slope compensation function.

This IC also has a built-in burst mode operation and frequency reduction operation to achieve lower power consumption in light load.

The FB pin is pulled up by  $R_{FB}$  (Typ=30 k $\Omega$ ) to an internal regulator. The FB pin voltage varies with secondary output voltage (secondary power). Burst mode operation and frequency reduction operation is determined by monitoring the FB pin voltage.

(1) Frequency Reduction Circuit

Figure 5A to Figure 5C shows the FB pin voltage, switching frequency, and DC/DC operation modes.

mode 1: Burst voltage has hysteresis. Switching stops when the FB pin voltage  $\leq V_{BST1}$  (Typ=0.4 V), and restarts when the FB pin voltage  $\geq V_{BST2}$  (Typ=0.45 V).

mode 2: When the FB pin voltage  $\leq V_{DLT2}$  (Typ=0.65 V), switching frequency is at  $f_{SW2}$  (Typ=25 kHz, 27 kHz or 35 kHz). At  $V_{DLT2} <$  the FB pin voltage  $\leq V_{DLT1}$ , switching frequency changes within the range of  $f_{SW1}$  to  $f_{SW2}$ .

mode 3: Operates in fixed frequency  $f_{SW1}$  (Typ=65 kHz, 100 kHz or 130 kHz).

mode 4: If the IC detects over load status within a period of  $t_{FOLP1}$  (Typ=64 ms), it stops switching operation for  $t_{FOLP2}$  (Typ=512 ms).




Figure 5A. Switching Frequency vs the FB Pin Voltage (BM2P061E-Z)




Figure 5B. Switching Frequency vs the FB Pin Voltage (BM2P101E-Z)




Figure 5C. Switching Frequency vs the FB Pin Voltage (BM2P131E-Z)

(2) Frequency Hopping Function

Frequency hopping function achieves low EMI by changing the frequency at random. The pulse width changes in the range of  $\pm 6\%$  for base frequency.

4. DC/DC Driver – continued

(3) Over Current Limiter

This IC has a built-in over current limiter per cycle. When the SOURCE pin voltage becomes  $V_{CSA}$  (Typ=0.4 V) or  $V_{CSB}$  (Typ=0.3 V) or more for 1 pulse, switching is turned off. after passing internal delay time. The delay time varies in relation to the time by which the SOURCE pin voltage reaches  $V_{CSA}$  (Typ=0.4 V) or  $V_{CSB}$  (Typ=0.3 V). By this time, AC voltage correction function operates. The relations of the time until the SOURCE pin voltage reaches  $V_{CSA}$  (Typ=0.4 V) or  $V_{CSB}$  (Typ=0.3 V) and the additional delay time are shown in below.




Figure 6A. Delay Time vs the Time by Which the SOURCE Pin Voltage Reaches  $V_{CSA}$  (Typ=0.4 V) (BM2P061E-Z)




Figure 6B. Delay Time vs the Time by Which the SOURCE Pin Voltage Reaches  $V_{CSB}$  (Typ=0.3 V) (BM2P101E-Z)




Figure 6C. Delay Time vs the Time by Which the SOURCE pin Voltage Reaches  $V_{CSB}$  (Typ=0.3 V) (BM2P131E-Z)

$I_p$  is calculated by the following formula.

$$I_p = \frac{V_{in}}{L_p} \times (t_{ON} + t_D + t_{DELAY}) \quad [A]$$

where:

$V_{in}$  is the AC Input Voltage.

$L_p$  is the Primary Inductance.

$t_{ON}$  is the Time to  $V_{CSA}$  or  $V_{CSB}$ .

$t_D$  is the Additional Delay Time introduced by the IC (Refer to Figure 6A to Figure 6C).

$t_{DELAY}$  is the Delay Time peculiar to the IC (Typ=0.2 μs).

It is necessary to evaluate application in the end and adjust sense resistor and so on.

4. DC/DC Driver – continued

(4) Dynamic Over Current Limiter

This IC has a built-in dynamic over current limiter circuit. When the SOURCE pin voltage becomes  $V_{DCS}$  (Typ=1.05 V) or more for two consecutive times, it stops switching operation for  $t_{DCS}$  (Typ=128  $\mu$ s).




Figure 7. State Transition of Switching Frequency

(5) Soft Start Function

This function controls the over current limiter value in order to prevent any excessive rise in voltage or current upon startup. Figure 8 shows the details of soft start function. The IC implements soft start function by changing the over current limiter value with time.




Figure 8. The SOURCE Pin Voltage vs Time

(6) L.E.B. Time

When MOSFET is turned ON, surge current occurs by capacitive elements and drive current. During this time, there is a probability of detection error in the over current limiter circuit due to a rise in the SOURCE pin voltage. To prevent it, there is a built-in L.E.B. function (Leading Edge Blanking function) to mask the SOURCE pin voltage for  $t_{LEB}$  (Typ=250 ns) after turn ON.

Description of Blocks – continued

5. SOURCE Pin Short Protection

When the SOURCE pin is shorted to ground, the IC may overheat and get destroyed. To prevent destruction, it has a built-in short protection function. Switching is turned off in  $t_{CSSHT}$  (Typ=2.0  $\mu$ s) ON width when the status that the SOURCE pin voltage is  $V_{CSSHT}$  (Typ=0.06 V) or less is detected by this function.

6. Output Over Load Protection Function (FB OLP Comparator)

Output over load protection function monitors the load condition and stops switching operation when over load condition is detected. The IC detects over load status at the FB pin voltage  $\geq V_{FOLP1}$  (Typ=3.4 V) and releases FB OLP at the FB pin voltage  $\leq V_{FOLP2}$  (Typ=3.2 V). As output voltage decreases during over load condition and this condition continues for  $t_{FOLP1}$  (Typ=64 ms), over load condition is detected and switching operation stops. FB OLP detection will be released after the auto-recovery period  $t_{FOLP2}$  (Typ=512 ms).

7. Input Voltage Protection Function (Brown IN/OUT)

This IC has a built-in UVLO function that monitors the input voltage through the BR pin. It prevents the IC from heating by over-current when input voltage is low. When BR UVLO function is released, IC operates by soft start. The BR pin capacitor must be connected to prevent malfunction.

e.g. The case that BR UVLO is released when the input voltage is 130 Vac.

s

$$\frac{130V \times \sqrt{2} \times R_{BR2}}{R_{BR1} + R_{BR2}} = V_{BR1} \quad [V]$$

When  $R_{BR1}$  is set to 1.23 M $\Omega$ ,  $R_{BR2}$  is calculated to 4.7 k $\Omega$ . Then, BR UVLO voltage is calculated as:

$$\frac{(R_{BR1} + R_{BR2}) \times V_{BR2}}{R_{BR2} \times \sqrt{2}} = 71 \quad [Vac]$$

Therefore, the hysteresis is 59 Vac.




Figure 9. Brown IN/OUT Circuit Example



Description of Blocks – continued

8. ZT Pin Over Voltage Protection

ZT OVP has 2 protection functions (Pulse detection and DC detection), both operate by latch protection.

(1) Pulse Detection

After the ZT pin voltage becomes  $V_{ZTOVP}$  (Typ=3.5 V) or more for 3 consecutive switching times and continues for  $t_{ZTOVP}$  (Typ=100  $\mu$ s), the IC detects ZT OVP.




Figure 10. The ZT Pin Over Voltage Protection (Pulse Detection)

- A: Normal operation because the ZT pin voltage  $< V_{ZTOVP}$  (Typ=3.5 V)
- B: The ZT pin voltage  $\geq V_{ZTOVP}$  (Typ=3.5 V) is detected.
- C: The second of the ZT pin voltage  $\geq V_{ZTOVP}$  (Typ=3.5 V) is detected.
- D: The third of the ZT pin voltage  $\geq V_{ZTOVP}$  (Typ=3.5 V) is detected. Then internal timer starts to operate because of detection of the three times continuation.
- E: After  $t_{ZTOVP}$  (Typ=100  $\mu$ s) from the three times detection, the IC stops by latch.

(2) DC Detection

When ZT voltage  $\geq V_{ZTOVP}$  (Typ=3.5 V) status continues for  $t_{ZTOVP}$  (Typ=100  $\mu$ s), the IC detects ZT OVP.




Figure 11. The ZT Pin Over Voltage Protection (DC Detection)

- A: The ZT pin voltage  $\geq V_{ZTOVP}$  (Typ=3.5 V)
- B: Because the ZT pin voltage  $\geq V_{ZTOVP}$  (Typ=3.5 V) status is less than  $t_{ZTOVP}$  (Typ=100  $\mu$ s) period, DC/DC returns to normal operations.
- C: The ZT pin voltage  $\geq V_{ZTOVP}$  (Typ=3.5 V)
- D: Because the ZT pin voltage  $\geq V_{ZTOVP}$  (Typ=3.5 V) status continues for  $t_{ZTOVP}$  (Typ=100  $\mu$ s), latching occurs and DC/DC is turned OFF.

Description of Blocks – continued

9. ZT Trigger Mask Function

When switching is set ON / OFF, the superposition of noise may occur at the ZT pin. During this time, the detection function is turned OFF for the duration of  $t_{ZTMASK}$  (Typ=0.60  $\mu$ s) to prevent the ZT pin part from false detection.




Figure 12. ZT Trigger Mask Function

- A: DC/DC OFF → ON
- B: DC/DC ON → OFF
- C: Because noise occurs at the ZT pin, the ZT pin protection function is not operated for  $t_{ZTMASK}$  (Typ=0.60  $\mu$ s).
- D: Same as A.
- E: Same as B
- F: Same as C
- G: Same as A

**Absolute Maximum Ratings (Ta=25 °C)**

Parameter	Symbol	Rating	Unit	Conditions
Maximum Applied Voltage 1	V <sub>MAX1</sub>	-0.3 to +650.0	V	DRAIN
Maximum Applied Voltage 2	V <sub>MAX2</sub>	-0.3 to +35.0	V	VCC
Maximum Applied Voltage 3	V <sub>MAX3</sub>	-0.3 to +6.5	V	BR, FB, SOURCE, ZT
DRAIN Current (DC)	I <sub>DD1</sub>	4.0	A	
DRAIN Current (Pulse)	I <sub>DD2</sub>	12.0	A	P <sub>w</sub> =10 μs, Duty cycle=1 %
Power Dissipation	P <sub>d</sub>	1.00	W	
Maximum Junction Temperature	T <sub>jmax</sub>	150	°C	
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C	

**Caution 1:** Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

**Caution 2:** Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, design a PCB with power dissipation taken into consideration by increasing board size and copper area so as not to exceed the maximum junction temperature rating.

(Note 1) Reduce by 8.0 mW/°C when operating Ta=25 °C or more when mounted on 70 mm x 70 mm x 1.6 mm thick, glass epoxy on single-layer substrate.

**Thermal Loss**

The thermal design should set operation for the following conditions.

1. The ambient temperature Ta must be 105 °C or less.
2. The IC's loss must be within the power dissipation Pd.

The thermal reduction characteristics are as follows.

(PCB: 70 mm x 70 mm x 1.6 mm mounted on glass epoxy single layer substrate)




Figure 13. Thermal Reduction Characteristics

**Recommended Operating Condition**

Parameter	Symbol	Specification			Unit	Conditions
		Min	Typ	Max		
Power Supply Voltage Range 1	V <sub>DRAIN</sub>	-	-	650	V	DRAIN
Power Supply Voltage Range 2	V <sub>CC</sub>	8.90	15.00	26.00	V	V <sub>CC</sub> (Note 2)
Operating Temperature	T <sub>opr</sub>	-40	+25	+105	°C	Surrounding Temperature

(Note 2) The VCC recharge function operates in the VCC pin voltage range of less than 8.7 V (Refer to P-4 [3-2] the VCC charge function)

**Recommended External Component Condition**

Parameter	Symbol	Recommended	Unit	Conditions
BR Pin Capacitor	C <sub>BR</sub>	0.01 or more	μF	

**Electrical Characteristics in MOSFET Part (Unless otherwise noted, Ta=25 °C, VCC=15 V)**

Parameter	Symbol	Specifications			Unit	Conditions
		Min	Typ	Max		
DRAIN to SOURCE Voltage	V <sub>DS</sub>	650	-	-	V	I <sub>D</sub> =1 mA, V <sub>GS</sub> =0 V
DRAIN Leak Current	I <sub>DSS</sub>	-	0	100	μA	V <sub>DS</sub> =650 V, V <sub>GS</sub> =0 V
ON Resistance	R <sub>DS(ON)</sub>	-	0.955	1.050	Ω	I <sub>D</sub> =0.5 A, V <sub>GS</sub> =10 V

**Electrical Characteristics in Starter Circuit Part (Unless otherwise noted, Ta=25 °C, VCC=15 V)**

Parameter	Symbol	Specifications			Unit	Conditions
		Min	Typ	Max		
Start Current 1	I <sub>START1</sub>	0.100	0.300	0.600	mA	V <sub>CC</sub> =0 V
Start Current 2	I <sub>START2</sub>	3.00	5.50	8.50	mA	V <sub>CC</sub> =10 V
OFF Current	I <sub>START3</sub>	-	10	20	μA	
Start Current Switching Voltage	V <sub>SC</sub>	0.400	0.800	1.200	V	

Electrical Characteristics in Control IC Part (Unless otherwise noted, Ta=25 °C, VCC=15 V)

Parameter	Symbol	Specifications			Unit	Conditions
		Min	Typ	Max		
[Circuit Current]						
Circuit Current (ON) 1	I <sub>ON1</sub>	-	1000	1800	μA	Pulse Operation, V <sub>FB</sub> =2.0 V, DRAIN =OPEN
Circuit Current (ON) 2	I <sub>ON2</sub>	150	300	450	μA	Burst Operation, V <sub>FB</sub> =0.3 V
[VCC Pin Protection Function]						
VCC UVLO Voltage 1	V <sub>UVLO1</sub>	12.50	13.50	14.50	V	VCC rising
VCC UVLO Voltage 2	V <sub>UVLO2</sub>	7.50	8.20	8.90	V	VCC falling
VCC UVLO Hysteresis	V <sub>UVLO3</sub>	-	5.30	-	V	V <sub>UVLO3</sub> =V <sub>UVLO1</sub> -V <sub>UVLO2</sub>
VCC OVP Voltage 1	V <sub>OVP1</sub>	25.5	27.0	28.5	V	VCC rising
VCC OVP Voltage 2	V <sub>OVP2</sub>	-	23.0	-	V	VCC falling
VCC OVP Hysteresis	V <sub>OVP3</sub>	-	4.0	-	V	
VCC OVP Timer	t <sub>COMP1</sub>	50	100	150	μs	
Latch Release VCC Voltage	V <sub>LATCH</sub>	-	V <sub>UVLO2</sub> -0.5	-	V	
VCC Charge Start Voltage	V <sub>CHG1</sub>	7.70	8.70	9.70	V	
VCC Charge Stop Voltage	V <sub>CHG2</sub>	12.00	13.00	14.00	V	
Over Temperature Protection 1 <sup>(Note 3)</sup>	T <sub>SD1</sub>	115	145	175	°C	Control IC block's Tj rising
Over Temperature Protection 2 <sup>(Note 3)</sup>	T <sub>SD2</sub>	-	75	-	°C	Control IC block's Tj falling
Over Temperature Protection Hysteresis	T <sub>SD3</sub>	-	70	-	°C	
Over Temperature Protection Timer	t <sub>COMP2</sub>	50	100	150	μs	
[PWM Type DC/DC Driver Block]						
Switching Frequency 1A	f <sub>SW1A</sub>	61.5	65.0	68.5	kHz	V <sub>FB</sub> =2.0 V (BM2P061E-Z)
Switching Frequency 2A	f <sub>SW2A</sub>	20	25	30	kHz	V <sub>FB</sub> =0.5 V (BM2P061E-Z)
Frequency Hopping Width 1A	f <sub>DEL1A</sub>	-	4.0	-	kHz	V <sub>FB</sub> =2.0 V (BM2P061E-Z)
Switching Frequency 1B	f <sub>SW1B</sub>	95.0	100.0	105.0	kHz	V <sub>FB</sub> =2.0 V (BM2P101E-Z)
Switching Frequency 2B	f <sub>SW2B</sub>	20	27	34	kHz	V <sub>FB</sub> =0.5 V (BM2P101E-Z)
Frequency Hopping Width 1B	f <sub>DEL1B</sub>	-	6.0	-	kHz	V <sub>FB</sub> =2.0 V (BM2P101E-Z)
Switching Frequency 1C	f <sub>SW1C</sub>	122.0	130.0	138.0	kHz	V <sub>FB</sub> =2.0 V (BM2P131E-Z)
Switching Frequency 2C	f <sub>SW2C</sub>	20	35	50	kHz	V <sub>FB</sub> =0.5 V (BM2P131E-Z)
Frequency Hopping Width 1C	f <sub>DEL1C</sub>	-	8.0	-	kHz	V <sub>FB</sub> =2.0 V (BM2P131E-Z)
Minimum Pulse Width <sup>(Note 4)</sup>	t <sub>MIN</sub>	-	500	-	ns	
Soft Start Time 1	t <sub>SS1</sub>	1.20	2.00	2.80	ms	
Soft Start Time 2	t <sub>SS2</sub>	2.40	4.00	5.60	ms	
Soft Start Time 3	t <sub>SS3</sub>	4.80	8.00	11.20	ms	
Maximum Duty	D <sub>MAX</sub>	68.0	75.0	82.0	%	
FB Pin Pull-up Resistor	R <sub>FB</sub>	23	30	37	kΩ	
FB / CS Gain	Gain	-	4.00	-	V/V	
FB Burst Voltage 1	V <sub>BST1</sub>	0.300	0.400	0.500	V	V <sub>FB</sub> falling
FB Burst Voltage 2	V <sub>BST2</sub>	0.350	0.450	0.550	V	V <sub>FB</sub> rising
Frequency Reduction Start FB Voltage	V <sub>DLT1</sub>	1.10	1.25	1.40	V	
Frequency Reduction Stop FB Voltage	V <sub>DLT2</sub>	0.50	0.65	0.80	V	
FB OLP Voltage 1	V <sub>FOLP1</sub>	3.20	3.40	3.60	V	OLP detect V <sub>FB</sub> rising
FB OLP Voltage 2	V <sub>FOLP2</sub>	3.00	3.20	3.40	V	OLP release V <sub>FB</sub> falling
FB OLP ON Timer	t <sub>FOLP1</sub>	40	64	88	ms	
FB OLP OFF Timer	t <sub>FOLP2</sub>	358	512	666	ms	
Over Current Detection Voltage A	V <sub>CSA</sub>	0.380	0.400	0.420	V	BM2P061E-Z
Over Current Detection Voltage B	V <sub>CSB</sub>	0.280	0.300	0.320	V	BM2P101E-Z, BM2P131E-Z
Dynamic Over Current Detection Voltage	V <sub>DCS</sub>	0.950	1.050	1.150	V	
Dynamic Over Current Detection Timer	t <sub>DCS</sub>	64	128	196	μs	
Leading Edge Blanking Time	t <sub>LEB</sub>	-	250	-	ns	<sup>(Note 4)</sup>
SOURCE Pin Short Protection Voltage	V <sub>CSSSH</sub>	0.030	0.060	0.090	V	
SOURCE Pin Short Protection Time	t <sub>CSSSH</sub>	1.0	2.0	3.0	μs	

(Note 3) Over temperature protection operates over Maximum Junction Temperature. Since, IC cannot guarantee for the operation over Maximum Junction Temperature, always operate at Maximum Junction Temperature or less.

(Note 4) Not 100 % tested.

Electrical Characteristics in Control IC Part (Unless otherwise noted, Ta=25 °C, VCC=15 V) – continued

Parameter	Symbol	Specifications			Unit	Conditions
		Min	Typ	Max		
[ BR Pin Function ]						
BR Pin UVLO Detection Voltage 1	V <sub>BR1</sub>	0.64	0.70	0.76	V	V <sub>BR</sub> rising
BR Pin UVLO Detection Voltage 2	V <sub>BR2</sub>	0.32	0.38	0.44	V	V <sub>BR</sub> falling
BR Pin UVLO Hysteresis Voltage	V <sub>BR3</sub>	-	0.32	-	V	V <sub>BR3</sub> =V <sub>BR1</sub> -V <sub>BR2</sub>
BR Pin UVLO Detection Delay Time 1	t <sub>BR1</sub>	50	100	150	μs	V <sub>BR</sub> rising
BR Pin UVLO Detection Delay Time 2	t <sub>BR2</sub>	64	128	196	ms	V <sub>BR</sub> falling
[ ZT Pin Function ]						
ZT OVP Voltage	V <sub>ZTOVP</sub>	3.250	3.500	3.750	V	
ZT OVP Timer	t <sub>ZTOVP</sub>	50	100	150	μs	
ZT Trigger Mask Time	t <sub>ZTMASK</sub>	-	0.60	-	μs	(Note 4)

(Note 4) Not 100 % tested.

Protection Circuit Operation Modes

The operation modes of the various protection functions of the IC are shown in Table 1.

Table 1. Protection Circuit Operation Modes

Function	VCC Pin Under Voltage Protection	VCC Pin Over Voltage Protection	Thermal Shutdown	FB pin Output Over Load Protection	SOURCE Short Protection	BR Pin Under Voltage Protection	ZT Pin Over Voltage Protection
Detection	VCC < V <sub>UVLO2</sub> (VCC falling)	VCC > V <sub>OVP1</sub> (VCC rising)	T <sub>j</sub> > T <sub>SD1</sub> (T <sub>j</sub> rising)	V <sub>FB</sub> > V <sub>FOLP1</sub> (V <sub>FB</sub> rising)	SOURCE < V <sub>CSSHT</sub> (t <sub>CSSHT</sub> =2.0 μs)	V <sub>BR</sub> < V <sub>BR2</sub> (V <sub>BR</sub> falling)	V <sub>ZT</sub> > V <sub>ZTOVP</sub> (pulse)
Release	VCC > V <sub>UVLO1</sub> (VCC rising)	VCC < V <sub>OVP2</sub> (VCC falling)	T <sub>j</sub> < T <sub>SD2</sub> (T <sub>j</sub> falling)	V <sub>FB</sub> < V <sub>FOLP2</sub> (V <sub>FB</sub> falling)	Reset Pulse by Pulse	V <sub>BR</sub> > V <sub>BR1</sub> (V <sub>BR</sub> rising)	V <sub>ZT</sub> < V <sub>ZTOVP</sub> (pulse)
Detection Timer	-	100 μs	100 μs	64 ms	-	128 ms	3 counts +100 μs
Release Timer	-	-	-	512 ms	-	100 μs	-
Mode	Auto Recovery	Auto Recovery	Auto Recovery	Auto Recovery	Auto Recovery	Auto Recovery	Latch

I/O Equivalence Circuit




Figure 14. I/O Equivalence Circuits

## Operational Notes

### 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

### 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

### 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

### 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

### 5. Recommended Operating Conditions

The function and operation of the IC are guaranteed within the range specified by the recommended operating conditions. The characteristic values are guaranteed only under the conditions of each item specified by the electrical characteristics.

### 6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

### 7. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

### 8. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

### 9. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.



**Operational Notes – continued**

**10. Regarding the Input Pin of the IC**

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When  $GND > Pin\ A$  and  $GND > Pin\ B$ , the P-N junction operates as a parasitic diode.  
 When  $GND > Pin\ B$ , the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




Figure 15. Example of Monolithic IC Structure

**11. Ceramic Capacitor**

When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

**12. Thermal Shutdown Circuit(TSD)**


This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's maximum junction temperature rating. If however the rating is exceeded for a continued period, the junction temperature ( $T_j$ ) will rise which will activate the TSD circuit that will turn OFF power output pins. When the  $T_j$  falls below the TSD threshold, the circuits are automatically restored to normal operation.

Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.

**13. Over Current Protection Circuit (OCP)**

This IC incorporates an integrated overcurrent protection circuit that is activated when the load is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.


Ordering Information



Lineup

Product Number	Switching Frequency (kHz)	MOSFET $R_{DS(ON)}$ ( $\Omega$ )	MOSFET Withstand Voltage (V)	Package	Orderable Part Number
BM2P061E-Z	65	0.955	650	DIP7AK	BM2P061E-Z
BM2P101E-Z	100				BM2P101E-Z
BM2P131E-Z	130				BM2P131E-Z


Making Diagram



Product Number	Part Number Marking
BM2P061E-Z	BM2P061E
BM2P101E-Z	BM2P101E
BM2P131E-Z	BM2P131E

Physical Dimension and Packing Information


Package Name	DIP7AK
--------------	--------



(UNIT : mm)  
 PKG : DIP7AK  
 Drawing No. EX001-0074

< Container Information >

Container	Tube
Quantity	2000pcs
Direction of feed	Packing orientation is same in tube



Revision History

Date	Revision	Changes
12.Sep.2018	001	New Release
06.Apr.2023	002	Add -Z to the product name