

# For Automotive 45 V 500 mA Fixed/Adjustable Output QuiCur<sup>™</sup> LDO Regulators

### BD9xxM5-C Series

### **General Description**

The BD9xxM5-C series are linear regulators using the QuiCur<sup>TM</sup> topology(Note 1) designed as low current consumption products for power supplies in various automotive applications requiring a direct connection to the battery. These products are designed for up to 45 V as an absolute maximum voltage and to operate until 500 mA for the output current with low current consumption 9.5  $\mu A$  (Typ). These can regulate the output with a very high accuracy  $\pm 2.0$ %. The output voltage line-up are 3.3 V, 5.0 V and Adjustable type by an external resistive divider. The output voltage can be adjusted between 1.0 V and 18 V by an external resistive divider connected to the ADJ pin.

Output shutdown function is integrated in the devices (Note 2). A logical "HIGH" at the EN pin turns on the device, and the devices are controlled to disable by a logical "LOW" input to the EN pin.

The devices feature the integrated Over Current Protection to protect the device from a damage caused by a short-circuiting or an overload. These products also integrate Thermal Shutdown Protection to avoid the damage by overheating and Under Voltage Lock Out to avoid false operation at low input voltage.

Furthermore, low ESR ceramic capacitors are sufficiently applicable for the phase compensation.

(Note 1) QuiCur™ is a combination of technologies that provides high-speed load response.

(Note 2) Applicable for product with Output shutdown Function.

### **Key Specifications**

- Wide Temperature Range (Tj): -40 °C to +150 °C
- Wide Operating Input Range: 3 V to 42 V
- Output Voltage: 3.3 V / 5.0 V / Adjustable
- Low Current Consumption<sup>(Note 3)</sup>: 9.5 µA (Typ)
- Output Current Capability: 500 mA
- Output Voltage Accuracy<sup>(Note 4)</sup>: ±2.0 % (Note 3) It does not contain the current of external feedback resistance. (Note 4) The effect of external feedback resistor is not included.

### **Features**

- QuiCur<sup>TM</sup> Topology
- AEC-Q100 Qualified<sup>(Note 5)</sup>
- Functional Safety Supportive Automotive Products
- Automotive Grade
- Over Current Protection (OCP)
- Thermal Shutdown Protection (TSD)
- Under Voltage Lock Out (UVLO) (Note 5) Grade 1

### **Applications**

- Automotive (Power Train, Body ECU)
- Car Infotainment System, etc.
- Also General Consumer, Industrial Equipment, etc.

# **Packages**

- TO252-3
- TO252-5
- HRP5
- HTSOP-J8

# W (Typ) x D (Typ) x H (Max)

6.5 mm x 9.5 mm x 2.5 mm 6.5 mm x 9.5 mm x 2.5 mm

9.395 mm x 10.540 mm x 2.005 mm

4.9 mm x 6.0 mm x 1.0 mm



TO252-3



TO252-5



HRP5



HTSOP-J8

QuiCur<sup>™</sup> is a trademark or a registered trademark of ROHM Co., Ltd.

OProduct structure: Silicon integrated circuit OThis product has no designed protection against radioactive rays.

## Typical Application Circuits1 (Output voltage fixed type)

Components Externally Connected


Capacitor: 0.1  $\mu$ F  $\leq$  C<sub>IN</sub> (Min), 1  $\mu$ F  $\leq$  C<sub>OUT</sub> (Min)(Note 1)


(Note 1) Electrolytic capacitor, tantalum capacitor and ceramic capacitors can be used.

In case of using electrolytic capacitor or tantalum capacitor with large ESR (>  $100 \text{ m}\Omega$ ), note that ceramic capacitor with 1  $\mu$ F (Min) and more must be connected near VOUT pin in parallel.

### Applicable for product without Output shutdown Function

### Applicable for product with Output shutdown Function





## Typical Application Circuits2 (Output voltage adjustable type)

Components Externally Connected

Capacitor: 0.1  $\mu$ F  $\leq$  C<sub>IN</sub> (Min), 1  $\mu$ F  $\leq$  C<sub>OUT</sub> (Min)<sup>(Note 2)</sup>

Resistor:  $5 \text{ k}\Omega \le R_1 \le 200 \text{ k}\Omega^{(Note 3)}$ 

V<sub>ADJ</sub> (Typ): 0.65 V

$$R_2 = R_1 \left( \frac{V_{OUT}}{V_{ADJ}} - 1 \right)$$

(Note 2) Electrolytic capacitor, tantalum capacitor and ceramic capacitors can be used.

In case of using electrolytic capacitor or tantalum capacitor with large ESR (> 100 m $\Omega$ ), note that ceramic capacitor with 1  $\mu$ F (Min) and more must be connected near VOUT pin in parallel.


(Note 3) The value of a feedback resistor R<sub>1</sub> must be within this range.


 $\underline{R}_2 \, \text{value}$  is defined by following the formula using the limitation of  $R_1.$ 

Error occurs due to the resistance value used and the ADJ pin input current.

### Applicable for product without Output shutdown Function

### Applicable for product with Output shutdown Function






# Contents


| Genera  | ral Description                                                             | 1  |
|---------|-----------------------------------------------------------------------------|----|
| Key Sp  | specifications                                                              | 1  |
| Featur  | res                                                                         | 1  |
| Applica | cations                                                                     | 1  |
| Packa   | ages                                                                        | 1  |
| Typica  | al Application Circuits1 (Output voltage fixed type)                        | 2  |
|         | al Application Circuits2 (Output voltage adjustable type)                   |    |
|         | onfigurations                                                               |    |
|         | escriptions                                                                 |    |
|         | Diagrams                                                                    |    |
|         | iption of Blocks                                                            |    |
|         | ute Maximum Ratings                                                         |    |
|         | nal Resistance                                                              |    |
|         | ating Conditions                                                            |    |
|         | ical Characteristics                                                        |    |
|         | al Performance Curves 5 V Output                                            |    |
|         | al Performance Curves 3.3 V Output                                          |    |
|         | urement Circuit for Typical Performance Curves                              |    |
|         | cation and Implementation                                                   |    |
|         | ection of External Components                                               |    |
|         |                                                                             |    |
|         | nput Pin Capacitor                                                          |    |
|         | Output Pin Capacitor                                                        |    |
|         | ical Application                                                            |    |
|         | ge Voltage Protection for Linear Regulators                                 |    |
|         | Positive Surge to the Input                                                 |    |
|         | legative Surge to the Input                                                 |    |
|         | verse Voltage Protection for Linear Regulators                              |    |
|         | rotection against Reverse Input/Output Voltage                              |    |
| Pr      | rotection against Input Reverse Voltage                                     | 34 |
|         | rotection against Reverse Output Voltage when Output Connect to an Inductor |    |
|         | r Dissipation                                                               |    |
|         | nal Design                                                                  |    |
|         | quivalence Circuit                                                          |    |
| Operat  | ational Notes                                                               |    |
| 1.      | Reverse Connection of Power Supply                                          | 42 |
| 2.      | Power Supply Lines                                                          |    |
| 3.      | Ground Voltage                                                              | 42 |
| 4.      | Ground Wiring Pattern                                                       | 42 |
| 5.      | Operating Conditions                                                        |    |
| 6.      | Inrush Current                                                              |    |
| 7.      | Thermal Consideration                                                       | 42 |
| 8.      | Testing on Application Boards                                               | 42 |
| 9.      | Inter-pin Short and Mounting Errors                                         | 42 |
| 10.     | Unused Input Pins                                                           | 42 |
| 11.     | Regarding the Input Pin of the IC                                           | 43 |
| 12.     | Ceramic Capacitor                                                           |    |
| 13.     | Thermal Shutdown Protection Circuit (TSD)                                   |    |
| 14.     | Over Current Protection Circuit (OCP)                                       |    |
| 15.     | Functional Safety                                                           |    |
|         | ing Information                                                             |    |
|         | D                                                                           |    |
|         | ng Diagrams                                                                 |    |
|         | cal Dimension and Packing Information                                       |    |
|         | in History                                                                  |    |

# **Pin Configurations**

















# **Pin Descriptions**

(TO252-3) BD9xxM5FP-C (xx = 33, 50)

| $\vdash$    | (10202 of BBOXXIIIo) 1 O (XX oo, oo) |                                                                                                                       |                                                                                                                                                                                 |                                                                                                                                                                                                                                                                            |  |  |  |  |
|-------------|--------------------------------------|-----------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|
|             | Pin No.                              | Pin Name                                                                                                              | Function                                                                                                                                                                        | Descriptions                                                                                                                                                                                                                                                               |  |  |  |  |
|             | 1                                    | 1 VIN Input Supply Voltage Pin the VIN pin and the Selection of Extern inductance of power This pin is not connected. |                                                                                                                                                                                 | Set a capacitor with a capacitance of 0.1 µF (Min) or higher between the VIN pin and the GND pin. The selecting method is described in <b>Selection of External Components.</b> If the impedance or inductance of power supply line is high, adjust input capacitor value. |  |  |  |  |
|             | 2                                    |                                                                                                                       |                                                                                                                                                                                 | This pin is not connected (N.C.) to the chip. This pin can be left open.                                                                                                                                                                                                   |  |  |  |  |
| 3 VOUT Outp |                                      | Output Voltage Pin                                                                                                    | Set a capacitor with a capacitance of 1 µF (Min) or higher between the VOUT pin and the GND pin. The selecting method is described in <b>Selection of External Components</b> . |                                                                                                                                                                                                                                                                            |  |  |  |  |
|             | FIN                                  | GND                                                                                                                   | Ground Pin                                                                                                                                                                      | Ground.                                                                                                                                                                                                                                                                    |  |  |  |  |

(TO252-5) BD900M5FP-C, BD9xxM5WFP-C (xx = 33, 50, 00)

| Pin No. | Pin Name                                          | Function                         | Descriptions                                                                                                                                                                                                                                                                                                                                                                                                       |  |  |  |  |
|---------|---------------------------------------------------|----------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|
| 1       | VIN Input Supply Voltage Pin                      |                                  | Set a capacitor with a capacitance of 0.1 µF (Min) or higher between the VIN pin and the GND pin. The selecting method is described in <b>Selection of External Components.</b> If the impedance or inductance of power supply line is high, adjust input capacitor value.                                                                                                                                         |  |  |  |  |
| 2       | (EN)                                              | (Control Output<br>ON / OFF Pin) | A logical "HIGH" ( $V_{EN} \ge 2.0 \text{ V}$ ) at the EN pin enables the device and "LOW" ( $V_{EN} \le 0.8 \text{ V}$ ) at the EN pin disables the device. Although the output is turned off when the EN pin is open, it is recommended to connect it to GND with low impedance to prevent incorrect operation. Without Output shutdown Function, this pin is not connected (N.C.) to the chip.( $^{Note \ 1}$ ) |  |  |  |  |
| 3       | N.C.                                              | -                                | This pin is not connected (N.C.) to the chip. This pin can be left open.                                                                                                                                                                                                                                                                                                                                           |  |  |  |  |
| 4       | 4 (ADJ) (Adjustment Pin<br>For Output<br>Voltage) |                                  | Connect an external resistor between the VOUT pin and the ADJ pin and between the ADJ pin and the GND pin to adjust output voltage. Output voltage fixed type, this pin is not connected (N.C.) to the chip. (Note 1)                                                                                                                                                                                              |  |  |  |  |
| 5       | VOUT                                              | Output Voltage Pin               | Set a capacitor with a capacitance of 1 µF (Min) or higher between the VOUT pin and the GND pin. The selecting method is described in <b>Selection of External Components</b> .                                                                                                                                                                                                                                    |  |  |  |  |
| FIN     | GND                                               | Ground Pin                       | Ground.                                                                                                                                                                                                                                                                                                                                                                                                            |  |  |  |  |

(Note 1) N.C. pin can be either left floated or for connect to GND.

# Pin Descriptions - continued

(HRP5) BD9xxM5HFP-C, BD9xxM5WHFP-C (xx = 33, 50, 00)

| Pin No. | Pin Name                  | Function                                  | Descriptions                                                                                                                                                                                                                                                                                                                                                                                                        |
|---------|---------------------------|-------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1       | VIN                       | Input Supply<br>Voltage Pin               | Set a capacitor with a capacitance of 0.1 µF (Min) or higher between the VIN pin and the GND pin. The selecting method is described in <b>Selection of External Components.</b> If the impedance or inductance of power supply line is high, adjust input capacitor value.                                                                                                                                          |
| 2       | (EN)                      | (Control Output<br>ON / OFF Pin)          | A logical "HIGH" ( $V_{EN} \ge 2.0 \text{ V}$ ) at the EN pin enables the device and "LOW" ( $V_{EN} \le 0.8 \text{ V}$ ) at the EN pin disables the device. Although the output is turned off when the EN pin is open, it is recommended to connect it to GND with low impedance to prevent incorrect operation. Without Output shutdown Function, this pin is not connected (N.C.) to the chip.( $^{(Note\ 1)}$ ) |
| 3       | GND                       | Ground Pin                                | Ground.                                                                                                                                                                                                                                                                                                                                                                                                             |
| 4       | (ADJ)                     | (Adjustment Pin<br>For Output<br>Voltage) | Connect an external resistor between the VOUT pin and the ADJ pin and between the ADJ pin and the GND pin to adjust output voltage. Output voltage fixed type, this pin is not connected (N.C.) to the chip. (Note 1)                                                                                                                                                                                               |
| 5       | 5 VOUT Output Voltage Pin |                                           | Set a capacitor with a capacitance of 1 $\mu$ F (Min) or higher between the VOUT pin and the GND pin. The selecting method is described in <b>Selection of External Components</b> .                                                                                                                                                                                                                                |
| FIN     | GND                       | Ground Pin                                | Ground.  It is recommended to connect FIN to external Ground pattern in order to make heat dissipation better.                                                                                                                                                                                                                                                                                                      |

(Note 1) N.C. pin can be either left floated or for connect to GND.

(HTSOP-J8) BD9xxM5EFJ-C, BD9xxM5WEFJ-C (xx = 33, 50, 00)


| Pin No. | Pin Name                                          | Function                         | Descriptions                                                                                                                                                                                                                                                                                                                                                                                                      |  |  |  |  |
|---------|---------------------------------------------------|----------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|
| 1       | VOUT                                              | Output Voltage Pin               | Set a capacitor with a capacitance of 1 $\mu$ F (Min) or higher between the VOUT pin and the GND pin. The selecting method is described in <b>Selection of External Components</b> .                                                                                                                                                                                                                              |  |  |  |  |
| 2       | 2 (ADJ) (Adjustment Pin<br>For Output<br>Voltage) |                                  | Connect an external resistor between the VOUT pin and the ADJ pin and between the ADJ pin and the GND pin to adjust output voltage. Output voltage fixed type, this pin is not connected (N.C.) to the chip (Note 1)                                                                                                                                                                                              |  |  |  |  |
| 3       | N.C.                                              | -                                | This pin is not connected (N.C.) to the chip.(Note 1)                                                                                                                                                                                                                                                                                                                                                             |  |  |  |  |
| 4       | N.C.                                              | -                                | This pin is not connected (N.C.) to the chip.(Note 1)                                                                                                                                                                                                                                                                                                                                                             |  |  |  |  |
| 5       | GND                                               | Ground Pin                       | Ground.                                                                                                                                                                                                                                                                                                                                                                                                           |  |  |  |  |
| 6       | N.C.                                              | -                                | This pin is not connected (N.C.) to the chip.(Note 1)                                                                                                                                                                                                                                                                                                                                                             |  |  |  |  |
| 7       | (EN)                                              | (Control Output<br>ON / OFF Pin) | A logical "HIGH" ( $V_{EN} \ge 2.0 \text{ V}$ ) at the EN pin enables the device and "LOW" ( $V_{EN} \le 0.8 \text{ V}$ ) at the EN pin disables the device. Although the output is turned off when the EN pin is open, it is recommended to connect it to GND with low impedance to prevent incorrect operation. Without Output shutdown Function, this pin is not connected (N.C.) to the chip.( $^{Note\ 1}$ ) |  |  |  |  |
| 8       | VIN                                               | Input Supply<br>Voltage Pin      | Set a capacitor with a capacitance of 0.1 µF (Min) or higher between the VIN pin and the GND pin. The selecting method is described in <b>Selection of External Components.</b> If the impedance or inductance of power supply line is high, adjust input capacitor value.                                                                                                                                        |  |  |  |  |
| -       | EXP-PAD                                           | Heat Dissipation                 | It is recommended to connect EXP-PAD on the back side to external ground pattern in order to make heat dissipation better.                                                                                                                                                                                                                                                                                        |  |  |  |  |

(Note 1) N.C. pin can be either left floated or for connect to GND.

# **Block Diagrams**


Applicable for product output voltage fixed type without Output shutdown Function

·BD9xxM5FP-C, BD9xxM5HFP-C, BD9xxM5EFJ-C (xx = 33, 50)




Applicable for product output voltage fixed type with Output shutdown Function

·BD9xxM5WFP-C, BD9xxM5WHFP-C, BD9xxM5WEFJ-C (xx = 33, 50)




# **Block Diagrams - continued**

Applicable for product output voltage adjustable type without Output shutdown Function •BD900M5FP-C, BD900M5HFP-C, BD900M5EFJ-C



Applicable for product output voltage adjustable type with Output shutdown Function •BD900M5WFP-C, BD900M5WHFP-C, BD900M5WEFJ-C



# **Description of Blocks**

BD9xxM5FP-C, BD9xxM5HFP-C, BD9xxM5EFJ-C (xx = 33, 50, 00)

| Block Name Function             |                            | Description of Blocks                                                                                                                                                                                                                                                                                                                                                                                                                                     |  |  |  |  |
|---------------------------------|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|
| PREREG                          | Internal Power Supply      | Power supply for internal circuit.                                                                                                                                                                                                                                                                                                                                                                                                                        |  |  |  |  |
| TSD Thermal Shutdown Protection |                            | In case maximum power dissipation exceeds or when the junction temperature rises and the chip temperature (Tj) exceeds the heating protection set temperature. The TSD protection circuit detects this and forces the gate of output MOSFET to turn off in order to protect the device from overheating. (Typ: 175 °C) When the junction temperature decreases to low, the thermal Shutdown protection is released and the output turns on automatically. |  |  |  |  |
| VREF                            | Internal Reference Voltage | Generate the reference voltage.                                                                                                                                                                                                                                                                                                                                                                                                                           |  |  |  |  |
| AMP Error Amplifier             |                            | The fixed output voltage product compares the voltage obtained by dividing the output voltage with the reference voltage, and the variable output voltage product compares the ADJ voltage with the reference voltage, and controls the output power transistor via the DRIVER.                                                                                                                                                                           |  |  |  |  |
| DRIVER                          | Output MOSFET Driver       | Drive the output MOSFET.                                                                                                                                                                                                                                                                                                                                                                                                                                  |  |  |  |  |
| OCP                             | Over Current Protection    | If the output current increases higher than the maximum output current, it is limited by Over Current Protection in order to protect the device from a damage caused by an over current. (Typ: 900 mA) While this block is operating, the output voltage may decrease because the output current is limited.  If an abnormal state is removed and the output current value returns to normal, the output voltage also returns to normal state.            |  |  |  |  |
| DISCHARGE                       | Output Discharge Function  | Output pin is discharged when TSD is detected.                                                                                                                                                                                                                                                                                                                                                                                                            |  |  |  |  |
| UVLO                            | Under Voltage Lock Out     | The Under Voltage Lock Out protection detects when $V_{\text{IN}}$ voltage becomes less than 2.4 V (Typ), it forces AMP to turn off in order to avoid any false operation at low input voltage.                                                                                                                                                                                                                                                           |  |  |  |  |

BD9xxM5WFP-C, BD9xxM5WHFP-C BD9xxM5WEFJ-C (xx = 33, 50, 00)

| Block Name                      | Function                   | Description of Blocks                                                                                                                                                                                                                                                                                                                                                                                                                                     |  |  |  |  |
|---------------------------------|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|
| EN                              | Enable Input               | A logical "HIGH" ( $V_{EN} \ge 2.0 \text{ V}$ ) at the EN pin enables the device and "LOW" ( $V_{EN} \le 0.8 \text{ V}$ ) at the EN pin disables the device.                                                                                                                                                                                                                                                                                              |  |  |  |  |
| PREREG                          | Internal Power Supply      | Power supply for internal circuit.                                                                                                                                                                                                                                                                                                                                                                                                                        |  |  |  |  |
| TSD Thermal Shutdown Protection |                            | In case maximum power dissipation exceeds or when the junction temperature rises and the chip temperature (Tj) exceeds the heating protection set temperature. The TSD protection circuit detects this and forces the gate of output MOSFET to turn off in order to protect the device from overheating. (Typ: 175 °C) When the junction temperature decreases to low, the thermal Shutdown protection is released and the output turns on automatically. |  |  |  |  |
| VREF                            | Internal Reference Voltage | Generate the reference voltage.                                                                                                                                                                                                                                                                                                                                                                                                                           |  |  |  |  |
| AMP                             | Error Amplifier            | The fixed output voltage product compares the voltage obtained by dividing the output voltage with the reference voltage, and the variable output voltage product compares the ADJ voltage with the reference voltage, and controls the output power transistor via the DRIVER.                                                                                                                                                                           |  |  |  |  |
| DRIVER                          | Output MOSFET Driver       | Drive the output MOSFET.                                                                                                                                                                                                                                                                                                                                                                                                                                  |  |  |  |  |
| OCP                             | Over Current Protection    | If the output current increases higher than the maximum output current, it is limited by Over Current Protection in order to protect the device from a damage caused by an over current. (Typ: 900 mA) While this block is operating, the output voltage may decrease because the output current is limited.  If an abnormal state is removed and the output current value returns to normal, the output voltage also returns to normal state.            |  |  |  |  |
| DISCHARGE                       | Output Discharge Function  | Output pin is discharged when EN = "LOW" input or TSD is detected.                                                                                                                                                                                                                                                                                                                                                                                        |  |  |  |  |
| UVLO                            | Under Voltage Lock Out     | The Under Voltage Lock Out protection detects when $V_{\text{IN}}$ voltage becomes less than 2.4 V (Typ), it forces AMP to turn off in order to avoid any false operation at low input voltage.                                                                                                                                                                                                                                                           |  |  |  |  |

### **Absolute Maximum Ratings**

| Parameter                                       | Symbol               | Ratings                               | Unit |
|-------------------------------------------------|----------------------|---------------------------------------|------|
| Input Voltage <sup>(Note 1)</sup>               | Vin                  | -0.3 to +45                           | V    |
| EN Pin Voltage <sup>(Note 2)</sup>              | V <sub>EN</sub>      | -0.3 to +45                           | V    |
| VOUT Pin Voltage                                | Vouт                 | -0.3 to +20 (≤ V <sub>IN</sub> + 0.3) | V    |
| ADJ Pin Voltage <sup>(Note 3)</sup>             | V <sub>ADJ</sub>     | -0.3 to +7                            | V    |
| Junction Temperature Range                      | Tj                   | -40 to +150                           | °C   |
| Storage Temperature Range                       | Tstg                 | -55 to +150                           | ů    |
| Maximum Junction Temperature                    | Tjmax                | 150                                   | °C   |
| ESD Withstand Voltage (HBM)(Note 4)             | V <sub>ESD_HBM</sub> | ±2000                                 | V    |
| ESD Withstand Voltage (CDM) <sup>(Note 5)</sup> | V <sub>ESD_CDM</sub> | ±750                                  | V    |

Caution 1: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Caution 2: Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, design a PCB with thermal resistance and power dissipation taken into consideration by increasing board size and copper area so as not to exceed the maximum junction temperature rating.

(Note 1) Do not exceed Tjmax.

(Note 3) Applicable for product with BD9xxM5WFP-C, BD9xxM5WHFP-C, BD9xxM5WEFJ-C (xx = 33, 50, 00)

The start-up orders of Input Voltage (V<sub>IN</sub>) and the V<sub>EN</sub> do not influence if the voltage is within the operation power supply voltage range.

(Note 3) Applicable for product with BD900M5FP-C, BD900M5WFP-C, BD900M5HFP-C, BD900M5WHFP-C, BD900M5WFF-C, BD900M5WF-C, BD900M

(Note 4) ESD susceptibility Human Body Model "HBM"; base on ANSI/ESDA/JEDEC JS001 (1.5 kΩ, 100 pF).

(Note 5) ESD susceptibility Charged Device Model "CDM"; base on AEC-Q100-011.

# Thermal Resistance<sup>(Note 1)</sup>

| Dorameter                                                      | Cymphol         | Thermal Res            | 1.1                      |      |
|----------------------------------------------------------------|-----------------|------------------------|--------------------------|------|
| Parameter                                                      | Symbol          | 1s <sup>(Note 3)</sup> | 2s2p <sup>(Note 4)</sup> | Unit |
| TO252-3                                                        |                 |                        |                          |      |
| Junction to Ambient                                            | θја             | 122.3                  | 23.0                     | °C/W |
| Junction to Top Characterization Parameter <sup>(Note 2)</sup> | Ψ <sub>JT</sub> | 14                     | 3                        | °C/W |
| TO252-5                                                        |                 |                        |                          |      |
| Junction to Ambient                                            | θЈΑ             | 122.3                  | 23.0                     | °C/W |
| Junction to Top Characterization Parameter <sup>(Note 2)</sup> | Ψ <sub>JT</sub> | 14                     | 3                        | °C/W |
| HRP5                                                           |                 |                        |                          |      |
| Junction to Ambient                                            | θЈΑ             | 91.0                   | 21.9                     | °C/W |
| Junction to Top Characterization Parameter <sup>(Note 2)</sup> | $\Psi_{ m JT}$  | 7                      | 3                        | °C/W |
| HTSOP-J8                                                       |                 |                        |                          |      |
| Junction to Ambient                                            | θја             | 129.0                  | 26.0                     | °C/W |
| Junction to Top Characterization Parameter <sup>(Note 2)</sup> | $\Psi_{ m JT}$  | 10                     | 3                        | °C/W |

| (Note 4) Using a PCB board based on JESD51-5, 7. |           |                      |           |                  |                    |           |
|--------------------------------------------------|-----------|----------------------|-----------|------------------|--------------------|-----------|
| Layer Number of<br>Measurement Board             | Material  | Board Size           |           |                  |                    |           |
| Single                                           | FR-4      | 114.3 mm x 76.2 mm x | 1.57 mmt  |                  |                    |           |
| Тор                                              |           |                      |           |                  |                    |           |
| Copper Pattern                                   | Thickness |                      |           |                  |                    |           |
| Footprints and Traces                            | 70 µm     |                      |           |                  |                    |           |
| Layer Number of                                  | Material  | Board Size           |           | Thermal \        | /ia <sup>(No</sup> | ote 5)    |
| Measurement Board                                | Material  | board Size           |           | Pitch            |                    | Diameter  |
| 4 Layers                                         | FR-4      | 114.3 mm x 76.2 mm   | x 1.6 mmt | 1.20 mm          | Φ                  | 0.30 mm   |
| Тор                                              |           | 2 Internal Laye      | ers       | Botto            | om                 |           |
| Copper Pattern                                   | Thickness | Copper Pattern       | Thickness | Copper Pattern   | 1                  | Thickness |
| Footprints and Traces                            | 70 µm     | 74.2 mm x 74.2 mm    | 35 µm     | 74.2 mm x 74.2 n |                    | 70 µm     |

(Note 5) This thermal via connect with the copper pattern of layers 1,2, and 4. The placement and dimensions obey a land pattern.

<sup>(</sup>Note 1) Based on JESD51-2A (Still-Air), using a BD950M5FP-C, BD950M5WFP-C, BD950M5WHFP-C, BD950M5WEFJ-C Chip. (Note 2) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.
(Note 3) Using a PCB board based on JESD51-3.

# Operating Conditions (-40 °C ≤ Tj ≤ +150 °C)

| Parameter                                                         | Symbol          | Min                                            | Max  | Unit |
|-------------------------------------------------------------------|-----------------|------------------------------------------------|------|------|
| Input Voltage <sup>(Note 1)(Note 2)</sup>                         | V               | 4.5                                            | 42.0 | V    |
| input voltage                                                     | V <sub>IN</sub> | V <sub>OUT</sub> (Max) + ΔV <sub>D</sub> (Max) | 42.0 | ٧    |
| Start-up Voltage                                                  | VIN Start-Up    | 3                                              | -    | ٧    |
| Output Voltage <sup>(Note 3)</sup>                                | Vout            | 1                                              | 18   | ٧    |
| Feedback Resistor ADJ vs GND <sup>(Note 3)</sup>                  | R <sub>1</sub>  | 5                                              | 200  | kΩ   |
| EN Input Voltage <sup>(Note 4)</sup>                              | V <sub>EN</sub> | 0                                              | 42   | ٧    |
| Output Current                                                    | Іоит            | 0                                              | 500  | mA   |
| Input Capacitor <sup>(Note 5)</sup> (Note 6)                      | C <sub>IN</sub> | 0.1                                            | -    | μF   |
| Output Capacitor <sup>(Note 6)</sup>                              | Соит            | 1                                              | 500  | μF   |
| Output Capacitor Equivalent Series Resistance <sup>(Note 7)</sup> | ESR (Cout)      | -                                              | 100  | mΩ   |
| Operating Temperature                                             | Та              | -40                                            | +125 | °C   |

<sup>(</sup>Note 1) Consider that the output voltage would be dropped (Dropout voltage  $\Delta V_D$ ) by the output current.

<sup>(</sup>Note 2) Apply 4.5V or  $V_{Out}$  (Max) +  $\Delta V_{D}$  (Max), whichever is higher. (Note 3) Applicable for product with BD900M5FP-C, BD900M5WFP-C, BD900M5HFP-C, BD900M5WFF-C, BD900M5WFF-C

<sup>(</sup>Note 5) If the inductance of power supply line is high, adjust input capacitor value in order to lower the input impedance.

A lower input impedance can bring out the ideal characteristic of IC as much as possible. It also has the effect of preventing the voltage-drop at the input line.

It also has the effect of preventing the voltage-grop at the input line.

(Note 6) Set capacitor value which do not fall below the minimum value. This value needs to consider the temperature characteristics and DC bias characteristics.

(Note 7) It is recommended to use ceramic capacitors that have low ESR characteristics for the output phase compensation.

In case of using electrolytic capacitor or tantalum capacitor with large ESR (> 100 mΩ), note that ceramic capacitor with 1 μF (Min) and more must be connected near the VOUT pin in parallel.

### **Electrical Characteristics**

BD9xxM5FP-C, BD9xxM5WFP-C, BD9xxM5HFP-C, BD9xxM5WHFP-C (xx = 33, 50, 00) Unless otherwise specified, Tj = -40 °C to +150 °C,  $V_{IN}$  = 13.5 V,  $V_{EN}$  = 5  $V_{IN}^{(Note~1)}$ ,  $I_{OUT}$  = 0 mA,  $I_{OUT}$  = 2.2 μF Output voltage adjustable type  $I_{OUT}$  setting = 5  $I_{OUT}$  = 200 kΩ,  $I_{OUT}$  = 1338 kΩ

Typical values are defined at Tj = 25 °C, V<sub>IN</sub> = 13.5 V

| Parameter                                     | Cumbal            | Limits |       | Unit  | Conditions |                                                                                                                                                                                                                                                  |
|-----------------------------------------------|-------------------|--------|-------|-------|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Farameter                                     | Symbol            | Min    | Тур   | Max   | Offic      | Conditions                                                                                                                                                                                                                                       |
| Circuit Current <sup>(Note 2)</sup>           |                   | -      | 9.5   | 19.5  | μΑ         | I <sub>OUT</sub> = 0 mA, Tj ≤ 125 °C                                                                                                                                                                                                             |
| Circuit Guirent                               | Icc               | -      | 9.5   | 24.5  | μA         | I <sub>OUT</sub> = 0 mA, Tj ≤ 150 °C                                                                                                                                                                                                             |
| Output Voltage <sup>(Note 3)</sup>            | Vоит              | 3.234  | 3.300 | 3.366 | V          | 4.6 V ≤ V <sub>IN</sub> ≤ 42 V<br>0 mA ≤ I <sub>OUT</sub> ≤ 500 mA                                                                                                                                                                               |
| Output Voltage <sup>(Note 4)</sup>            | Vоит              | 4.900  | 5.000 | 5.100 | V          | $5.85 \text{ V} \le \text{V}_{\text{IN}} \le 42 \text{ V}$ $0 \text{ mA} \le \text{I}_{\text{OUT}} \le 300 \text{ mA}$ or $6.35 \text{ V} \le \text{V}_{\text{IN}} \le 42 \text{ V}$ $0 \text{ mA} \le \text{I}_{\text{OUT}} \le 500 \text{ mA}$ |
| Reference Voltage <sup>(Note 5)</sup>         | Vadj              | 0.637  | 0.650 | 0.663 | V          | At VouT setting $\geq 3.25$ V,<br>VouT setting + 1.25 V $\leq$ V <sub>IN</sub> $\leq$ 42 V<br>0 mA $\leq$ IouT $\leq$ 500 mA<br>or<br>At VouT setting $< 3.25$ V,<br>4.5 V $\leq$ V <sub>IN</sub> $\leq$ 42 V<br>0 mA $\leq$ IouT $\leq$ 500 mA  |
|                                               | ΔV <sub>D</sub> 1 | -      | 440   | 840   | mV         | V <sub>IN</sub> = 3.135 V, I <sub>OUT</sub> = 300 mA                                                                                                                                                                                             |
| Dropout Voltage                               | ΔV <sub>D</sub> 2 | -      | 740   | 1400  | mV         | V <sub>IN</sub> = 3.135 V, I <sub>OUT</sub> = 500 mA                                                                                                                                                                                             |
| Diopout voitage                               | ΔV <sub>D</sub> 3 | -      | 390   | 750   | mV         | V <sub>IN</sub> = 4.75 V, I <sub>OUT</sub> = 300 mA                                                                                                                                                                                              |
|                                               | ΔV <sub>D</sub> 4 | -      | 660   | 1250  | mV         | V <sub>IN</sub> = 4.75 V, I <sub>OUT</sub> = 500 mA                                                                                                                                                                                              |
| Ripple Rejection <sup>(Note 6)</sup>          | R.R.              | -      | 70    | 1     | dB         | $f = 1 \text{ kHz}$ $V_{\text{Ripple}} = 1 \text{ Vrms}$ $I_{\text{OUT}} = 100 \text{ mA}$                                                                                                                                                       |
| Line Demulation                               | Reg.I1            | -      | 0.1   | 0.3   | %          | V <sub>OUT</sub> setting + 1.5 V ≤ V <sub>IN</sub> ≤ 42 V<br>(V <sub>OUT</sub> setting ≥ 3.0 V)                                                                                                                                                  |
| Line Regulation                               | Reg.l2            | -      | 3     | 9     | mV         | 4.5 V ≤ V <sub>IN</sub> ≤ 42 V<br>(V <sub>OUT</sub> setting < 3.0 V)                                                                                                                                                                             |
| Load Domilation                               | Reg.L1            | -      | 0.1   | 0.5   | %          | 0 mA ≤ I <sub>OUT</sub> ≤ 500 mA<br>(V <sub>OUT</sub> setting ≥ 3.0 V)                                                                                                                                                                           |
| Load Regulation                               | Reg.L2            | -      | 3     | 15    | mV         | 0 mA ≤ I <sub>OUT</sub> ≤ 500 mA<br>(V <sub>OUT</sub> setting < 3.0 V)                                                                                                                                                                           |
| ADJ Input Current <sup>(Note 5)(Note 6)</sup> | I <sub>ADJ</sub>  | -      | 0     | 15    | nA         | V <sub>ADJ</sub> = 1 V                                                                                                                                                                                                                           |

<sup>(</sup>Note 1) Applicable for product with BD9xxM5WFP-C, BD9xxM5WHFP-C (xx = 33, 50, 00)

<sup>(</sup>Note 2) Adjustable output voltage type does not contain the current of R<sub>1</sub> and R<sub>2</sub>.

<sup>(</sup>Note 3) Applicable for product with BD933M5FP-C, BD933M5WFP-C, BD933M5HFP-C, BD933M5HFP-C

<sup>(</sup>Note 4) Applicable for product with BD950M5FP-C, BD950M5WFP-C, BD950M5HFP-C, BD950M5HFP-C

<sup>(</sup>Note 5) Applicable for product with BD900M5FP-C, BD900M5WFP-C, BD900M5HFP-C, BD900M5HFP-C

<sup>(</sup>Note 6) Not all devices are measured for shipment.

# Electrical Characteristics – continued BD9xxM5EFJ-C, BD9xxM5WEFJ-C (xx = 33, 50, 00)

Unless otherwise specified, Tj = -40 °C to +150 °C,  $V_{IN}$  = 13.5 V,  $V_{EN}$  = 5  $V^{(Note~1)}$ ,  $I_{OUT}$  = 0 mA,  $C_{OUT}$  = 2.2  $\mu$ F Output voltage adjustable type  $V_{OUT}$  setting = 5 V,  $R_1$  = 200 k $\Omega$ ,  $R_2$  = 1338 k $\Omega$ 

Typical values are defined at Tj = 25 °C, V<sub>IN</sub> = 13.5 V

| Parameter                                     | Symbol            | Limits |       |       | Unit  | Conditions                                                                                                                                                                                                                                                             |
|-----------------------------------------------|-------------------|--------|-------|-------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| raiailielei                                   |                   | Min    | Тур   | Max   | Offic | Conditions                                                                                                                                                                                                                                                             |
| Circuit Current <sup>(Note 2)</sup>           | lcc               | -      | 9.5   | 19.5  | μΑ    | I <sub>OUT</sub> = 0 mA, Tj ≤ 125 °C                                                                                                                                                                                                                                   |
|                                               |                   | -      | 9.5   | 24.5  | μA    | I <sub>OUT</sub> = 0 mA, Tj ≤ 150 °C                                                                                                                                                                                                                                   |
| Output Voltage <sup>(Note 3)</sup>            | Vouт              | 3.234  | 3.300 | 3.366 | V     | 4.5 V ≤ V <sub>IN</sub> ≤ 42 V<br>0 mA ≤ I <sub>OUT</sub> ≤ 500 mA                                                                                                                                                                                                     |
| Output Voltage <sup>(Note 4)</sup>            | Vоит              | 4.900  | 5.000 | 5.100 | V     | $5.76 \text{ V} \le \text{V}_{\text{IN}} \le 42 \text{ V}$ $0 \text{ mA} \le \text{I}_{\text{OUT}} \le 300 \text{ mA}$ or $6.2 \text{ V} \le \text{V}_{\text{IN}} \le 42 \text{ V}$ $0 \text{ mA} \le \text{I}_{\text{OUT}} \le 500 \text{ mA}$                        |
| Reference Voltage <sup>(Note 5)</sup>         | Vadj              | 0.637  | 0.650 | 0.663 | V     | At Vout setting $\geq 3.4 \text{ V}$ ,<br>Vout setting + 1.1 V $\leq$ V <sub>IN</sub> $\leq$ 42 V<br>0 mA $\leq$ Iout $\leq$ 500 mA<br>or<br>At Vout setting $< 3.4 \text{ V}$ ,<br>$4.5 \text{ V} \leq$ V <sub>IN</sub> $\leq$ 42 V<br>0 mA $\leq$ Iout $\leq$ 500 mA |
| Dropout Voltage                               | ΔV <sub>D</sub> 1 | -      | 410   | 760   | mV    | V <sub>IN</sub> = 3.135 V, I <sub>OUT</sub> = 300 mA                                                                                                                                                                                                                   |
|                                               | ΔV <sub>D</sub> 2 | -      | 680   | 1300  | mV    | V <sub>IN</sub> = 3.135 V, I <sub>OUT</sub> = 500 mA                                                                                                                                                                                                                   |
|                                               | ΔV <sub>D</sub> 3 | -      | 360   | 660   | mV    | V <sub>IN</sub> = 4.75 V, I <sub>OUT</sub> = 300 mA                                                                                                                                                                                                                    |
|                                               | ΔV <sub>D</sub> 4 | -      | 600   | 1100  | mV    | V <sub>IN</sub> = 4.75 V, I <sub>OUT</sub> = 500 mA                                                                                                                                                                                                                    |
| Ripple Rejection <sup>(Note 6)</sup>          | R.R.              | -      | 70    | -     | dB    | f = 1 kHz<br>V <sub>Ripple</sub> = 1 Vrms<br>I <sub>OUT</sub> = 100 mA                                                                                                                                                                                                 |
| Line Regulation                               | Reg.I1            | -      | 0.1   | 0.3   | %     | V <sub>OUT</sub> setting + 1.5 V ≤ V <sub>IN</sub> ≤ 42 V<br>(V <sub>OUT</sub> setting ≥ 3.0 V)                                                                                                                                                                        |
|                                               | Reg.l2            | -      | 3     | 9     | mV    | 4.5 V ≤ V <sub>IN</sub> ≤ 42 V<br>(V <sub>OUT</sub> setting < 3.0 V)                                                                                                                                                                                                   |
| Load Regulation                               | Reg.L1            | -      | 0.1   | 0.5   | %     | 0 mA ≤ I <sub>OUT</sub> ≤ 500 mA<br>(V <sub>OUT</sub> setting ≥ 3.0 V)                                                                                                                                                                                                 |
|                                               | Reg.L2            | -      | 3     | 15    | mV    | 0 mA ≤ I <sub>OUT</sub> ≤ 500 mA<br>(V <sub>OUT</sub> setting < 3.0 V)                                                                                                                                                                                                 |
| ADJ Input Current <sup>(Note 5)(Note 6)</sup> | I <sub>ADJ</sub>  | -      | 0     | 15    | nA    | V <sub>ADJ</sub> = 1 V                                                                                                                                                                                                                                                 |

<sup>(</sup>Note 1) Applicable for product with BD9xxM5WEFJ-C (xx = 33, 50, 00)

<sup>(</sup>Note 2) Adjustable output voltage type does not contain the current of R<sub>1</sub> and R<sub>2</sub>.

<sup>(</sup>Note 3) Applicable for product with BD933M5EFJ-C, BD933M5WEFJ-C

<sup>(</sup>Note 4) Applicable for product with BD950M5EFJ-C, BD950M5WEFJ-C

<sup>(</sup>Note 5) Applicable for product with BD900M5EFJ-C, BD900M5WEFJ-C

<sup>(</sup>Note 6) Not all devices are measured for shipment.

# **Electrical Characteristics – continued**

Unless otherwise specified, Tj = -40 °C to +150 °C,  $V_{IN}$  = 13.5 V,  $V_{EN}$  = 5  $V^{(Note~1)}$ ,  $I_{OUT}$  = 0 mA,  $C_{OUT}$  = 2.2  $\mu$ F Output voltage adjustable type  $V_{OUT}$  setting = 5 V,  $R_1$  = 200 k $\Omega$ ,  $R_2$  = 1338 k $\Omega$  Typical values are defined at Tj = 25 °C,  $V_{IN}$  = 13.5 V

| Parameter                    | C) make al          |     | Limits |      | Unit     | Conditions              |
|------------------------------|---------------------|-----|--------|------|----------|-------------------------|
| Parameter                    | Symbol              | Min | Тур    | Max  | Offic    |                         |
| UVLO Fall Threshold          | Vuvlof              | 1.8 | 2.4    | 2.8  | ٧        | V <sub>IN</sub> falling |
| UVLO Rise Threshold          | Vuvlor              | 2.0 | 2.6    | 3.0  | ٧        | V <sub>IN</sub> rising  |
| UVLO Hysteresis              | Vuvlohys            | ı   | 0.2    | -    | <b>V</b> | -                       |
| Over Current Protection      | locp                | 501 | 900    | 1300 | mA       | -                       |
| Thermal Shutdown Temperature | T <sub>TSD</sub>    | 151 | 175    | -    | ů        | -                       |
| Thermal Shutdown Hysteresis  | T <sub>TSDHYS</sub> | -   | 15     | -    | ů        | -                       |

(Note 1) Applicable for product with BD9xxM5WFP-C, BD9xxM5WHFP-C, BD9xxM5WEFJ-C (xx = 33, 50, 00)


# Electrical Characteristics (Applicable for product with Output shutdown Function) (Note 2)

Unless otherwise specified, Tj = -40 °C to +150 °C,  $V_{IN}$  = 13.5 V,  $I_{OUT}$  = 0 mA,  $C_{OUT}$  = 2.2  $\mu$ F Output voltage adjustable type  $V_{OUT}$  setting = 5 V,  $R_1$  = 200 k $\Omega$ ,  $R_2$  = 1338 k $\Omega$  Typical values are defined at Ti = 25 °C.  $V_{IN}$  = 13.5 V

| Parameter                 | Symbol            |      | Limits |      | Unit | Conditions                           |
|---------------------------|-------------------|------|--------|------|------|--------------------------------------|
|                           |                   | Min  | Тур    | Max  |      |                                      |
| Shutdown Current          | Іѕнит             | -    | 1      | 5    | μA   | V <sub>EN</sub> = 0 V<br>Tj ≤ 125 °C |
| EN ON Threshold Voltage   | VENTH             | 1.05 | 1.45   | 2.00 | V    | V <sub>EN</sub> rising               |
| EN OFF Threshold Voltage  | V <sub>ENTL</sub> | 0.80 | 1.27   | 1.70 | V    | V <sub>EN</sub> falling              |
| EN Hysteresis Voltage     | VENHYS            | -    | 0.18   | -    | V    | -                                    |
| EN Bias Current           | len               | -    | 4      | 8    | μA   | V <sub>EN</sub> = 5 V                |
| VOUT Discharge Resistance | R <sub>DSC</sub>  | 2.6  | 6.5    | 11.0 | kΩ   | V <sub>EN</sub> = 0 V                |

(Note 2) Applicable for product with BD9xxM5WFP-C, BD9xxM5WHFP-C, BD9xxM5WEFJ-C (xx = 33, 50, 00)

# **Typical Performance Curves 5 V Output**



50 Tj = -40 °C Tj = +25 °C 40 Tj = +125 °C Ti = +150 °C Circuit Current: I<sub>CC</sub> [µA] 30 20 10 0 5 10 15 20 25 30 35 40 45 0 Input Voltage: V<sub>IN</sub> [V]

Figure 1. Circuit Current vs Input Voltage (5 V Output)

Figure 2. Circuit Current vs Input Voltage; Enlarged view of Figure 1 at narrow Circuit Current range (5 V Output)




Figure 3. Ground Current vs Output Current (5 V Output)





Figure 4. Ground Current vs Output Current; Enlarged view of Figure 3 at low Output Current (5 V Output)



5.10 5.08 5.06 5.04 5.02 5.00 5.00 4.98 4.96 4.94 4.92 4.90 60 -20 0 20 40 80 100 120 140 160 -40 Junction Temperature: Tj [°C]

Figure 5. Circuit Current vs Junction Temperature (5 V Output)

Figure 6. Output Voltage vs Junction Temperature (5 V Output)




Figure 7. Dropout Voltage vs Output Current (5 V Output,  $V_{IN} = 4.75 \text{ V}$ )




Figure 8. Ripple Rejection vs Frequency (5 V Output, V<sub>Ripple</sub> = 1 Vrms, I<sub>OUT</sub> = 100 mA)




Figure 9. Output Voltage vs Input Voltage (5 V Output)




Figure 10. Output Voltage vs Input Voltage; Enlarged view of Figure 9 at narrow Output Voltage range (5 V Output, Line Regulation)





Figure 11. Output Voltage vs Input Voltage; Enlarged view of Figure 9 at low Input Voltage (5 V Output)



6.0 5.0 Output Voltage: Vour [V] 4.0 3.0 2.0 − Tj = -40 Tj = +251.0 Tj = +1500.0 600 200 400 800 1000 1200 0 1400 Output Current: I<sub>OUT</sub> [mA]

Figure 12. Output Voltage vs Output Current (5 V Output, Load Regulation)

Figure 13. Output Voltage vs Output Current (5 V Output, Over Current Protection)




Figure 14. Output Voltage vs Junction Temperature (5 V Output, Thermal Shutdown)




Figure 15. Reference Voltage vs Junction Temperature (Output voltage adjustable type; V<sub>OUT</sub> = 5 V setting)




Figure 16. Shutdown Current vs Input Voltage  $(V_{EN} = 0 \text{ V})$ 




Figure 17. EN Bias Current vs EN Input Voltage




Figure 18. Output Voltage vs EN Input Voltage (5 V Output)

BD9xxM5-C Series Datasheet

# Typical Performance Curves 5 V Output - continued




Figure 19. Load Transient 1 mA to 500 mA (5 V Output, Tr = 1 μs)




Figure 20. Load Transient 500 mA to 1 mA (5 V Output, Tf = 1 µs)




Figure 21. Load Transient 150 mA to 350 mA (5 V Output, Tr = 1 µs)




Figure 22. Load Transient 350 mA to 150 mA (5 V Output, Tf = 1 µs)




Figure 23. Line Transient 8 V to 16 V (5 V Output, I<sub>OUT</sub> = 0 mA)




Figure 24. Line Transient 16 V to 8 V (5 V Output, I<sub>OUT</sub> = 0 mA)




Figure 25. Line Transient 8 V to 16 V (5 V Output,  $I_{OUT} = 500 \text{ mA}$ )




Figure 26. Line Transient 16 V to 8 V (5 V Output, I<sub>OUT</sub> = 500 mA)

Typical Performance Curves 5 V Output – continued Unless otherwise specified, Ta = 25 °C,  $V_{IN}$  = 13.5 V,  $V_{EN}$  = 5  $V^{(Note \ 1)}$ ,  $I_{OUT}$  = 0 mA,  $C_{OUT}$  = 2.2  $\mu$ F (Note 1) Applicable for product with Output shutdown Function.




Figure 27. VIN Startup Waveform V<sub>IN</sub>: 0 V to 16 V (5 V Output,  $I_{OUT} = 0 \text{ mA}$ )




Figure 28. VIN Startup Waveform V<sub>IN</sub>: 0 V to 16 V (5 V Output, I<sub>OUT</sub> = 500 mA)




Figure 29. EN Startup Waveform (5 V Output, I<sub>OUT</sub> = 1 mA)




Figure 30. EN Shutdown Waveform (5 V Output, I<sub>OUT</sub> = 1 mA)

# Typical Performance Curves 3.3 V Output




Figure 31. Circuit Current vs Input Voltage (3.3 V Output)




Figure 32. Circuit Current vs Input Voltage; Enlarged view of Figure 31 at narrow Circuit Current range (3.3 V Output)




Figure 33. Ground Current vs Output Current (3.3 V Output)




Figure 34. Ground Current vs Output Current; Enlarged view of Figure 33 at low Output Current (3.3 V Output)




Figure 35. Circuit Current vs Junction Temperature (3.3 V Output)




Figure 36. Output Voltage vs Junction Temperature (3.3 V Output)




Figure 37. Dropout Voltage vs Output Current  $(3.3 \text{ V Output}, \text{V}_{\text{IN}} = 3.135 \text{ V})$ 




Figure 38. Ripple Rejection vs Frequency (3.3 V Output,  $V_{Ripple} = 1 \text{ Vrms}$ ,  $I_{OUT} = 100 \text{ mA}$ )




Figure 39. Output Voltage vs Input Voltage (3.3 V Output)




Figure 40. Output Voltage vs Input Voltage; Enlarged view of Figure 39 at narrow output voltage range (3.3 V Output)




Figure 41. Output Voltage vs Output Current (3.3 V Output, Load Regulation)




Figure 42. Output Voltage vs Output Current (3.3 V Output, Over Current Protection)

Unless otherwise specified, Ta = 25 °C,  $\dot{V}_{IN}$  = 13.5 V,  $\dot{V}_{EN}$  = 5  $\dot{V}^{(Note~1)}$ ,  $\dot{I}_{OUT}$  = 0 mA,  $\dot{C}_{OUT}$  = 2.2  $\mu$ F (*Note 1*) Applicable for product with Output shutdown Function.




Figure 43. Load Transient 1 mA to 500 mA (3.3 V Output, Tr = 1 µs)




Figure 44. Load Transient 500 mA to 1 mA (3.3 VOutput, Tf = 1 µs)




Figure 45. Load Transient 150 mA to 350 mA (3.3 V Output, Tr = 1 µs)




Figure 46. Load Transient 350 mA to 150 mA (3.3 V Output, Tf = 1 µs)

Unless otherwise specified, Ta = 25 °C,  $\dot{V}_{IN}$  = 13.5 V,  $\dot{V}_{EN}$  = 5  $\dot{V}^{(Note~1)}$ ,  $\dot{I}_{OUT}$  = 0 mA,  $\dot{C}_{OUT}$  = 2.2  $\mu$ F (*Note 1*) Applicable for product with Output shutdown Function.




Figure 47. Line Transient 8 V to 16 V (3.3 V Output, I<sub>OUT</sub> = 0 mA)




Figure 48. Line Transient 16 V to 8 V (3.3 V Output, I<sub>OUT</sub> = 0 mA)




Figure 49. Line Transient 8 V to 16 V (3.3 V Output, I<sub>OUT</sub> = 500 mA)




Figure 50. Line Transient 16 V to 8 V (3.3 V Output, IOUT = 500 mA)




Figure 51. VIN Startup Waveform V<sub>IN</sub>: 0 V to 16 V (3.3 V Output, I<sub>OUT</sub> = 0 mA)




Figure 52. VIN Startup Waveform V<sub>IN</sub>: 0 V to 16 V (3.3 V Output, I<sub>OUT</sub> = 500 mA)




Figure 53. EN Startup Waveform (3.3 V Output, I<sub>OUT</sub> = 1 mA)






Figure 54. EN Shutdown Waveform (3.3 V Output, I<sub>OUT</sub> = 1 mA)

BD9xxM5-C Series Datasheet


# **Measurement Circuit for Typical Performance Curves**




Measurement Setup for Figure 1 to 5, 16, 31 to 35




Measurement Setup for Figure 6, 9 to 12, 14, 36, 39 to 41




Measurement Setup for Figure 7, 37




Measurement Setup for Figure 8, 38




Measurement Setup for Figure 13, 42



Measurement Setup for Figure 17, 18




Measurement Setup for Figure 29, 30, 53, 54



Measurement Setup for Figure 19 to 28, 43 to 52

# **Measurement Circuit for Typical Performance Curves – continued**



Measurement Setup for Figure 15

## **Application and Implementation**

**Notice:** The following information is given as a reference or hint for the application and the implementation. Therefore, it does not guarantee its operation on the specific function, accuracy or external components in the application. In the application, it shall be designed with sufficient margin by enough understanding about characteristics of the external components, e.g. capacitor, and also by appropriate verification in the actual operating conditions.

### **Selection of External Components**

### **Input Pin Capacitor**

In order to fully demonstrate the performance of this IC, it is recommended that the input capacitor be placed as close as possible to the input pin and the GND pin without being affected by mounting impedance, etc., and that it be laid out on the same mounting surface. In this case, a capacitor with a capacitance value of 0.1 µF (Min) or higher is recommended.

Depending on the layout of the peripheral components, including this IC, from the input power supply, if the distance from the input power supply is too far or the impedance of the input side is too high, for example, the current supply due to the load response of the IC cannot be withstood, and the output voltage may become unstable due to fluctuations in the input voltage. In such a case, it is necessary to use a large capacitor to prevent the input voltage from dropping. Select the capacitance of the input pin capacitor according to the line impedance between the power smoothing circuit and the input pin, and the load response required by the application.

In addition, the consideration should be taken as the input pin capacitor, to prevent an influence to the regulator's characteristic from the deviation or the variation of the input capacitor's characteristic. All input capacitors mentioned above are recommended to have a good DC bias characteristic and a temperature characteristic (approximately ±15 %, e.g. X7R, X8R) with being satisfied high absolute maximum voltage rating based on EIA standard.

### **Output Pin Capacitor**

The output capacitor is mandatory for the regulator in order to realize stable operation. The output capacitor with capacitance value of 1  $\mu$ F (Min) or higher and ESR up to 100 m $\Omega$  (Max) must be required between the output pin and the GND pin.

A proper selection of appropriate both the capacitance value and ESR for the output capacitor can improve the transient behavior of the regulator and can also keep the stability with better regulation loop. The correlation of the output capacitance value and ESR is shown in the graph on the next page as the **output capacitor's capacitance value and the stability region for ESR**. As described in this graph, this regulator is designed to be stable with ceramic capacitors as of MLCC, with the capacitance value from 1  $\mu$ F to 500  $\mu$ F and with ESR value within almost 0  $\Omega$  to 100 m $\Omega$ . The frequency range of ESR can be generally considered at around 1 MHz.

Note that the provided the stable area of the capacitance value and ESR in the graph is obtained under a specific set of conditions which is based on the measurement result in single IC on our board with a resistive load. In the actual environment, the stability is affected by wire impedance on the board, input power supply impedance and also loads impedance. Therefore, note that a careful evaluation of the actual application, the actual usage environment and the actual conditions should be done to confirm the actual stability of the system.

Generally, in the transient event which is caused by the input voltage fluctuation or the load fluctuation beyond the gain bandwidth of the regulation loop, the transient response ability of the regulator depends on the capacitance value of the output capacitor. Basically the capacitance value of 1  $\mu$ F (Min) or higher for the output capacitor is recommended as shown in the table on **Output Capacitance Cout**, **ESR Available Area**. Using bigger capacitance value can be expected to improve better the transient response ability in a high frequency. Various types of capacitors can be used for the output capacitor with high capacity which includes electrolytic capacitor, electro-conductive polymer capacitor and tantalum capacitor. Noted that, depending on the type of capacitors, its characteristics such as ESR ( $\leq$  100 m $\Omega$ ) absolute value range, a temperature dependency of capacitance value and increased ESR at cold temperature needs to be taken into consideration. When using capacitor with large ESR (> 100 m $\Omega$ ), note that ceramic capacitor with 1  $\mu$ F (Min) or higher must be connected in parallel to keep stability. In this case, the total capacitance should be less than 500  $\mu$ F.

In addition, the same consideration should be taken as the input pin capacitor, to prevent an influence to the regulator's characteristic from the deviation or the variation of the external capacitor's characteristic. All output capacitors mentioned above are recommended to have a good DC bias characteristic and a temperature characteristic (approximately ±15 %, e.g. X7R, X8R) with being satisfied high absolute maximum voltage rating based on EIA standard. These capacitors should be placed close to the output pin and mounted on the same board side of the regulator not to be influenced by implement impedance.

# Application and Implementation - continued




Figure 55. Output Capacitance  $C_{OUT}$ , ESR Available Area ( $V_{IN} = 4.5 \text{ V}$  to 42 V,  $V_{OUT} = 1 \text{ V}^{(Note \ 1)}$ , -40 °C  $\leq$  Tj  $\leq$  +150 °C,  $I_{OUT} = 0 \text{ mA}$  to 500 mA) (*Note 1*) The most strict condition from the stability theory for the control loop of regulator.

# **Typical Application**

| Parameter                                        | Symbol         | Reference Value for Application |
|--------------------------------------------------|----------------|---------------------------------|
| Output Current Range                             | louт           | I <sub>OUT</sub> ≤ 500 mA       |
| Output Capacitor                                 | Соит           | 2.2 μF                          |
| Input Voltage                                    | VIN            | 13.5 V                          |
| Input Capacitor <sup>(Note 2)</sup>              | Cin            | 1 μF                            |
| Feedback Resistor ADJ vs GND <sup>(Note 3)</sup> | R <sub>1</sub> | 200 kΩ                          |
| Feedback Resistor ADJ vs VOUT(Note 3)            | R <sub>2</sub> | 1338 kΩ                         |

<sup>(</sup>Note 2) If the impedance, inductance of power supply line is high, please adjust input capacitor value.

To avoid any malfunctions by input voltage drop of power supply line, please consider to adjust the impedance of power supply line to small as much as possible.

<sup>(</sup>Note 3) Applicable for product with BD900M5FP-C, BD900M5WFP-C, BD900M5HFP-C, BD900M5WHFP-C, BD900M5EFJ-C, BD900M5WEFJ-C. Place the feedback resistor close to the terminals as much as possible to avoid the effect by parasitic capacitance on the board, etc.

### Application and Implementation - continued

### **Surge Voltage Protection for Linear Regulators**

The following shows some helpful tips to protect ICs from possible inputting surge voltage which exceeds absolute maximum ratings.

### Positive Surge to the Input

If there is any potential risk that positive surges higher than absolute maximum ratings, it is applied to the input, a Zener Diode should be inserted between the VIN pin and the GND to protect the device as shown in Figure 56.




Figure 56. Surges Higher than Absolute Maximum Ratings is Applied to the Input

### **Negative Surge to the Input**

If there is any potential risk that negative surges below the absolute maximum ratings, (e.g.) -0.3 V, is applied to the input, a Schottky Diode should be inserted between the VIN and the GND to protect the device as shown in Figure 57.




Figure 57. Surges Lower than -0.3 V is Applied to the Input

### **Reverse Voltage Protection for Linear Regulators**

A linear regulator which is one of the integrated circuit (IC) operates normally in the condition that the input voltage is higher than the output voltage. However, it is possible to happen the abnormal situation in specific conditions which is the output voltage becomes higher than the input voltage. A reverse polarity connection between the input and the output might be occurred or a certain inductor component can also cause a polarity reverse conditions. If the countermeasure is not implemented, it may cause damage to the IC. The following shows some helpful tips to protect ICs from the reverse voltage occasion.

### **Protection against Reverse Input/Output Voltage**

In the case that MOSFET is used for the pass transistor, a parasitic body diode between the drain-source generally exists. If the output voltage becomes higher than the input voltage and if its voltage difference exceeds V<sub>F</sub> of the body diode, a reverse current flows from the output to the input through the body diode as shown in Figure 58. The current flows in the parasitic body diode is not limited in the protection circuit because it is the parasitic element, therefore too much reverse current may cause damage to degrade or destroy the semiconductor elements of the regulator.




Figure 58. Reverse Current Path in a MOS Linear Regulator

### Protection against Reverse Input/Output Voltage - continued

An effective solution for this problem is to implement an external bypass diode in order to prevent the reverse current flow inside the IC as shown in Figure 59. Especially in applications where the output voltage setting is high and a large output capacitor is connected, be sure to consider countermeasures for large reverse current values. Note that the bypass diode must be turned on prior to the internal body diode of the IC. This external bypass diode should be chosen as being lower forward voltage  $V_F$  than the internal body diode. It should to be selected a diode which has a rated reverse voltage greater than the IC's input maximum voltage and also which has a rated forward current greater than the anticipated reverse current in the actual application.




Figure 59. Bypass Diode for Reverse Current Diversion

A Schottky Barrier Diode which has a characteristic of low forward voltage ( $V_F$ ) can meet to the requirement for the external diode to protect the IC from the reverse current. However, it also has a characteristic that the leakage ( $I_R$ ) caused by the reverse voltage is bigger than other diodes. Therefore, it should be taken into the consideration to choose it because if  $I_R$  is large, it may cause increase of the current consumption, or raise of the output voltage in the light-load current condition.  $I_R$  characteristic of Schottky Diode has positive temperature characteristic, which the details shall be checked with the datasheet of the products, and the careful confirmation of behavior in the actual application is mandatory.

Even in the condition when the input/output voltage is inverted, if the VIN pin is open as shown in Figure 60, or if the VIN pin becomes high-impedance condition as designed in the system, it cannot damage or degrade the parasitic element. It's because a reverse current via the pass transistor becomes extremely low. In this case, therefore, the protection external diode is not necessary.




Figure 60. Open VIN

## **Protection against Input Reverse Voltage**

When the input of the IC is connected to the power supply, accidentally if plus and minus are routed in reverse, or if there is a possibility that the input may become lower than the GND pin, it may cause to destroy the IC because a large current passes via the internal electrostatic breakdown prevention diode between the VIN pin and the GND pin inside the IC as shown in Figure 61.

The simplest solution to avoid this problem is to connect a Schottky Barrier Diode or a rectifier diode in series to the power supply line as shown in Figure 62. However, it increases a power loss calculated as  $V_F \times I_{CC}$ , and it also causes the voltage drop by a forward voltage  $V_F$  at the supply voltage while normal operation.

Generally, since the Schottky Barrier Diode has lower V<sub>F</sub>, so it contributes to rather smaller power loss than rectifier diodes. If IC has load currents, the required input current to the IC is also bigger. In this case, this external diode generates heat more, therefore select a diode with enough margin in power dissipation. On the other hand, a reverse current passes this diode in the reverse connection condition, however, it is negligible because its small amount.




Figure 61. Current Path in Reverse Input Connection




Figure 62. Protection against Reverse Polarity 1

### Protection against Input Reverse Voltage - continued

Figure 63 shows a circuit in which a P-channel MOSFET is connected in series to the power. The body diode (parasitic element) is located in the drain-source junction area of the MOSFET. The drop voltage in a forward connection is calculated from the on state resistance of the MOSFET and the output current lout. It is smaller than the drop voltage by the diode as shown in Figure 62 and results in less of a power loss. No current flows in a reverse connection where the MOSFET remains off in Figure 63.

If the gate-source voltage exceeds maximum rating of MOSFET gate-source junction with derating curve in consideration, reduce the gate-source junction voltage by connecting resistor voltage divider as shown in Figure 64.




Figure 63. Protection against Reverse Polarity 2

Figure 64. Protection against Reverse Polarity 3

### Protection against Reverse Output Voltage when Output Connect to an Inductor

If the output load is inductive, electrical energy accumulated in the inductive load is released to the ground at the moment that the output voltage is turned off. IC integrates ESD protection diodes between the IC output and ground pins. A large current may flow in such condition finally resulting on destruction of the IC. To prevent this situation, connect a Schottky Barrier Diode in parallel to the integrated diodes as shown in Figure 65.

Further, if a long wire is in use for the connection between the output pin of the IC and the load, confirm that the negative voltage is not generated at the VOUT pin when the output voltage is turned off by observation of the waveform on an oscilloscope, since it is possible that the load becomes inductive. An additional diode is required for a motor load that is affected by its counter electromotive force, as it produces an electrical current in a similar way.





Figure 65. Current Path in Inductive Load (Output: Off)

BD9xxM5-C Series Datasheet

### **Power Dissipation**



### (1): 1-layer PCB

(Copper foil area on the reverse side of PCB: 0 mm x 0 mm)

Board material: FR-4

Board size: 114.3 mm x 76.2 mm x 1.57 mmt

Top copper foil: Mounted land pattern + wiring to measure, 70  $\mu\text{m}.$ 

copper.

### (2): 4-layer PCB

(Copper foil area on the reverse side of PCB: 74.2 mm x 74.2 mm)

Board material: FR-4

Board size: 114.3 mm x 76.2 mm x 1.60 mmt

Top copper foil: Mounted land pattern + wiring to measure, 70  $\mu m$ .

copper.

2 inner layers copper foil area of PCB:

74.2 mm x 74.2 mm, 35 µm. copper.

Copper foil area on the reverse side of PCB:

74.2 mm x 74.2 mm, 70 µm. copper.

Condition (1) :  $\theta_{JA}$  = 122.3 °C/W,  $\Psi_{JT}$  (top center) = 14 °C/W Condition (2) :  $\theta_{JA}$  = 23.0 °C/W,  $\Psi_{JT}$  (top center) = 3 °C/W

Figure 66. Power Dissipation Graph (TO252-3 / TO252-5)




Figure 67. Power Dissipation Graph (HRP5)

### (1): 1-layer PCB

(Copper foil area on the reverse side of PCB: 0 mm x 0 mm)

Board material: FR-4

Board size: 114.3 mm x 76.2 mm x 1.57 mmt

Top copper foil: Mounted land pattern + wiring to measure, 70  $\mu$ m. copper.

### (2): 4-layer PCB

(Copper foil area on the reverse side of PCB: 74.2 mm x 74.2 mm)

Board material: FR-4

Board size: 114.3 mm x 76.2 mm x 1.60 mmt

Top copper foil: Mounted land pattern + wiring to measure, 70  $\mu m. \,$ 

copper.

2 inner layers copper foil area of PCB:

74.2 mm x 74.2 mm, 35 µm. copper.

Copper foil area on the reverse side of PCB:

74.2 mm x 74.2 mm, 70 µm. copper.

Condition (1) :  $\theta_{JA}$  = 91.0 °C/W,  $\Psi_{JT}$  (top center) = 7 °C/W Condition (2) :  $\theta_{JA}$  = 21.9 °C/W,  $\Psi_{JT}$  (top center) = 3 °C/W

BD9xxM5-C Series Datasheet

### **Power Dissipation - continued**




Figure 68. Power Dissipation Graph (HTSOP-J8)

(1): 1-layer PCB

(Copper foil area on the reverse side of PCB: 0 mm x 0 mm)

Board material: FR-4

Board size: 114.3 mm x 76.2 mm x 1.57 mmt

Top copper foil: Mounted land pattern + wiring to measure, 70  $\mu m$ .

copper.

(2): 4-layer PCB

(Copper foil area on the reverse side of PCB: 74.2 mm x 74.2 mm)

Board material: FR-4

Board size: 114.3 mm x 76.2 mm x 1.60 mmt

Top copper foil: Mounted land pattern + wiring to measure, 70  $\mu m$ .

copper.

2 inner layers copper foil area of PCB:

74.2 mm x 74.2 mm, 35 µm. copper.

Copper foil area on the reverse side of PCB:

74.2 mm x 74.2 mm, 70 µm. copper.

Condition (1) :  $\theta_{JA}$  = 129.0 °C/W,  $\Psi_{JT}$  (top center) = 10 °C/W Condition (2) :  $\theta_{JA}$  = 26.0 °C/W,  $\Psi_{JT}$  (top center) = 3 °C/W

### **Thermal Design**

This product exposes a frame on the back side of the package for thermal efficiency improvement. The power consumption of the IC is decided by the dropout voltage condition, the load current and the current consumption. Refer to power dissipation curves illustrated in Figure 66 to 68 when using the IC in an environment of  $Ta \ge 25$  °C. Even if the ambient temperature Ta is at 25 °C, chip junction temperature (Tj) can be very high depending on the input voltage and the load current. Consider the design to be Tj  $\le T$  Tjmax = 150 °C in whole operating temperature range.

Should by any condition the maximum junction temperature Tjmax = 150 °C rating be exceeded by the temperature increase of the chip, it may result in deterioration of the properties of the chip. The thermal impedance in this specification is based on recommended PCB and measurement condition by JEDEC standard. Therefore, need to be careful because it might be different from the actual use condition. Verify the application and allow sufficient margins in the thermal design by the following method to calculate the junction temperature Tj. Tj can be calculated by either of the two following methods.

1. The following method is used to calculate the junction temperature Tj with ambient temperature Ta.

$$Tj = Ta + P_C \times \theta_{IA}$$
 [°C]

Where:

Tj is the Junction Temperature

Ta is the Ambient Temperature

 $P_{\mathcal{C}}$  is the Power Consumption

 $\theta_{IA}$  is the Thermal Resistance (Junction to Ambient)

2. The following method is also used to calculate the junction temperature Tj with top center of case's (mold) temperature T<sub>T</sub>.

$$Tj = T_T + P_C \times \Psi_{IT}$$
 [°C]

Where:

*Tj* is the Junction Temperature

 $T_T$  is the Top Center of Case's (mold) Temperature

 $P_{\mathcal{C}}$  is the Power Consumption

 $\Psi_{\!/T}$  is the Thermal Resistance (Junction to Top Center of Case)

3. The following method is used to calculate the power consumption Pc (W).

$$Pc = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{CC}$$
 [W]

Where

 $P_{\mathcal{C}}$  is the Power Consumption

 $V_{IN}$  is the Input Voltage

 $V_{OUT}$  is the Output Voltage

 $I_{OUT}$  is the Load Current

*Icc* is the Current Consumption

### Thermal Design - continued

### Calculation Example (HTSOP-J8)

If  $V_{IN} = 13.5 \text{ V}$ ,  $V_{OUT} = 5.0 \text{ V}$ ,  $I_{OUT} = 200 \text{ mA}$ ,  $I_{CC} = 170 \text{ }\mu\text{A}$ , the power consumption Pc can be calculated as follows:

$$P_C = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{CC}$$
  
=  $(13.5 V - 5.0 V) \times 200 mA + 13.5 V \times 170 \mu A$   
=  $1.7 W$ 

At the ambient temperature Ta = 85 °C,

the thermal impedance (Junction to Ambient)  $\theta_{JA} = 26.0 \,^{\circ}\text{C/W}$  (4-layer PCB)


$$Tj = Ta + P_C \times \theta_{JA}$$
  
= 85 °C + 1.7 W × 26.0 °C/W  
= 129.2 °C

When operating the IC, the top center of case's (mold) temperature  $T_T$  = 100 °C, the Thermal Resistance (Junction to Top Center of Case)  $\Psi_{JT}$  = 10 °C/W (1-layer PCB)

$$Tj = T_T + P_C \times \Psi_{JT}$$
  
= 100 °C + 1.7 W × 10 °C/W  
= 117.0 °C


If it is difficult to ensure the margin by the calculations above, it is recommended to expand the copper foil area of the board, increasing the layer and thermal via between thermal land pad for optimum thermal performance.

# I/O Equivalence Circuit



(Note 1) Applicable for product with BD9xxM5FP-C, BD9xxM5WFP-C, BD9xxM5HFP-C, BD9xxM5WHFP-C, BD9xxM5WFF-C, BD9xxM5WFF-C, BD900M5WFF-C, BD9000M5WFF-C, BD9000M5WFF-C, BD9000M5WFF-C, BD9000M5WFF-C, BD9000M5WFF-C, BD

# I/O Equivalence Circuit - continued



(Note 3) Applicable for product with BD9xxM5WFP-C, BD9xxM5WHFP-C, BD9xxM5WEFJ-C (xx = 33, 50, 00).

### **Operational Notes**

### 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

### 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

#### 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

### 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

### 5. Operating Conditions

The function and operation of the IC are guaranteed within the range specified by the recommended operating conditions. The characteristic values are guaranteed only under the conditions of each item specified by the electrical characteristics.

#### 6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

#### 7. Thermal Consideration

The power dissipation under actual operating conditions should be taken into consideration and a sufficient margin should be allowed in the thermal design. On the reverse side of the package this product has an exposed heat pad for improving the heat dissipation. The amount of heat generation depends on the voltage difference between the input and output, load current, and bias current. Therefore, when actually using the chip, ensure that the generated heat does not exceed the Pd rating. If Junction temperature is over Tjmax (= 150 °C), IC characteristics may be worse due to rising chip temperature. Heat resistance in specification is measurement under PCB condition and environment recommended in JEDEC. Ensure that heat resistance in specification is different from actual environment.

## 8. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

#### 9. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

### 10. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

### Operational Notes - continued

### 11. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example, (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode. When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




Figure 69. Example of Monolithic IC Structure

### 12. Ceramic Capacitor

When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

### 13. Thermal Shutdown Protection Circuit (TSD)

This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's maximum junction temperature rating. If however the rating is exceeded for a continued period, the junction temperature (Tj) will rise which will activate the TSD circuit that will turn OFF power output pins. When the Tj falls below the TSD threshold, the circuits are automatically restored to normal operation.

Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.

# 14. Over Current Protection Circuit (OCP)

This IC incorporates an integrated overcurrent protection circuit that is activated when the load is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.

### 15. Functional Safety

"ISO 26262 Process Compliant to Support ASIL-\*"

A product that has been developed based on an ISO 26262 design process compliant to the ASIL level described in the datasheet.

"Safety Mechanism is Implemented to Support Functional Safety (ASIL-\*)"


A product that has implemented safety mechanism to meet ASIL level requirements described in the datasheet.

"Functional Safety Supportive Automotive Products"

A product that has been developed for automotive use and is capable of supporting safety analysis with regard to the functional safety.

Note: "ASIL-\*" is stands for the ratings of "ASIL-A", "-B", "-C" or "-D" specified by each product's datasheet.

# **Ordering Information**




Lineup


| leup                         |                |                               |          |                 |  |
|------------------------------|----------------|-------------------------------|----------|-----------------|--|
| Output Current<br>Capability | Output Voltage | Output shut-<br>down Function | Package  | Ordering        |  |
|                              |                | not available                 | TO252-3  | BD933M5FP-CE2   |  |
|                              |                |                               | HRP5     | BD933M5HFP-CTR  |  |
|                              |                |                               | HTSOP-J8 | BD933M5EFJ-CE2  |  |
|                              | 3.3 V          |                               | TO252-5  | BD933M5WFP-CE2  |  |
|                              |                | available                     | HRP5     | BD933M5WHFP-CTR |  |
|                              |                |                               | HTSOP-J8 | BD933M5WEFJ-CE2 |  |
|                              | 5.0 V          | not available                 | TO252-3  | BD950M5FP-CE2   |  |
|                              |                |                               | HRP5     | BD950M5HFP-CTR  |  |
| 500 4                        |                |                               | HTSOP-J8 | BD950M5EFJ-CE2  |  |
| 500 mA                       |                | available                     | TO252-5  | BD950M5WFP-CE2  |  |
|                              |                |                               | HRP5     | BD950M5WHFP-CTR |  |
|                              |                |                               | HTSOP-J8 | BD950M5WEFJ-CE2 |  |
|                              | Adjustable     | not available                 | TO252-5  | BD900M5FP-CE2   |  |
|                              |                |                               | HRP5     | BD900M5HFP-CTR  |  |
|                              |                |                               | HTSOP-J8 | BD900M5EFJ-CE2  |  |
|                              |                |                               | TO252-5  | BD900M5WFP-CE2  |  |
|                              |                | available                     | HRP5     | BD900M5WHFP-CTR |  |
|                              |                |                               | HTSOP-J8 | BD900M5WEFJ-CE2 |  |


# **Marking Diagrams**






|  | Part Number Part Number Marking BD933M5FP-CE2 D933M5 |        | Output Voltage [V] | Output shutdown Function <sup>(Note 1)</sup> |
|--|------------------------------------------------------|--------|--------------------|----------------------------------------------|
|  |                                                      |        | 3.3                | not available                                |
|  | BD950M5FP-CE2                                        | D950M5 | 5.0                | not available                                |






| Part Number            | Part Number Marking | Output Voltage [V] | Output shutdown Function(Note 1) |
|------------------------|---------------------|--------------------|----------------------------------|
| BD933M5WFP-CE2 D933M5W |                     | 3.3                | available                        |
| BD950M5WFP-CE2         | D950M5W             | 5.0                | available                        |
| BD900M5FP-CE2          | D900M5              | Adjustable         | not available                    |
| BD900M5WFP-CE2         | D900M5W             | Adjustable         | available                        |



| Part Number     | Part Number Part Number Marking |            | Output shutdown Function(Note 1) |
|-----------------|---------------------------------|------------|----------------------------------|
| BD933M5HFP-CTR  | BD933M5                         | 3.3        | not available                    |
| BD950M5HFP-CTR  | BD950M5                         | 5.0        | not available                    |
| BD900M5HFP-CTR  | BD900M5                         | Adjustable | not available                    |
| BD933M5WHFP-CTR | BD933M5W                        | 3.3        | available                        |
| BD950M5WHFP-CTR | BD950M5W                        | 5.0        | available                        |
| BD900M5WHFP-CTR | BD900M5W                        | Adjustable | available                        |


# Marking Diagrams - continued




| Part Number     | Part Number Part Number Marking BD933M5EFJ-CE2 933M5 |            | Output shutdown Function(Note 1) |  |
|-----------------|------------------------------------------------------|------------|----------------------------------|--|
| BD933M5EFJ-CE2  |                                                      |            | not available                    |  |
| BD950M5EFJ-CE2  | 950M5                                                | 5.0        | not available                    |  |
| BD900M5EFJ-CE2  | 900M5                                                | Adjustable | not available                    |  |
| BD933M5WEFJ-CE2 | 933M5W                                               | 3.3        | available                        |  |
| BD950M5WEFJ-CE2 | 950M5W                                               | 5.0        | available                        |  |
| BD900M5WEFJ-CE2 | 900M5W                                               | Adjustable | available                        |  |

(Note 1) available: With Enable Input not available: Without Enable Input


**Physical Dimension and Packing Information** 



Physical Dimension and Packing Information - continued



Physical Dimension and Packing Information - continued



Physical Dimension and Packing Information - continued HTSOP-J8 Package Name 4.  $9\pm0.1$ (Max 5. 25 include. BURR) (3. 2)8 7 6 5 4  $0\pm0$  $9\pm0$ . (2)  $65\pm0.15$  $05\pm 0$ . 0 0. 545 1PIN MARK  $0.\ \ 1\ 7 \, {}^{+\, 0.\ \ 0\ 5}_{-\, 0.\ \ 0\ 3}$ S 0.5  $85\pm 0$ .  $08\pm 0$ . 0.  $42^{+0.05}_{-0.04}$   $\oplus$  0. 08M1. 27 (UNIT:mm) □ 0. 08 S 0 PKG: HTSOP-J8 Drawing No. EX169-5002-2 <Tape and Reel information> Таре Embossed carrier tape Quantity 2500pcs Direction ( The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand of feed 0 0  $\circ$ 0  $\circ$ 0 0  $\bigcirc$ 0 0 0 0 E2 TR E2 TR E2 TR E2 TR E2 TR E2 TR E1 E1 TL TL TL TL Ε1 E1 E1 Ε1 Direction of feed Pocket Quadrants

Reel

# **Revision History**

| Date        | Revision | Changes                                   |  |
|-------------|----------|-------------------------------------------|--|
| 20.Jan.2023 | 001      | New Release                               |  |
| 24.Dec.2023 | 002      | Add Package of TO252-3, TO252-5 and HRP5. |  |

# **Notice**

### **Precaution on using ROHM Products**

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

| ſ | JAPAN USA |           | EU         | CHINA  |
|---|-----------|-----------|------------|--------|
| Ī | CLASSⅢ    | CL ACCIII | CLASS II b | СГУССШ |
| ſ | CLASSIV   | CLASSⅢ    | CLASSⅢ     | CLASSⅢ |

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (Exclude cases where no-clean type fluxes is used. However, recommend sufficiently about the residue.); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse, is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

### Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

### **Precautions Regarding Application Examples and External Circuits**

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

### **Precaution for Storage / Transportation**

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- Even under ROHM recommended storage condition, solderability of products out of recommended storage time period
  may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is
  exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

### **Precaution for Product Label**

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

### **Precaution for Disposition**

When disposing Products please dispose them properly using an authorized industry waste company.

### **Precaution for Foreign Exchange and Foreign Trade act**

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

#### Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

Notice-PAA-E Rev.004

### **General Precaution**

- 1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

Notice – WE Rev.001