## **LogiCoATM Power Solutions**

# **Synchronous Buck DCDC Converter Evaluation Board LogiCoA001-EVK-001**

# **(12V→5V, 5A)**

## <span id="page-0-0"></span>**Introduction**

LogiCoA™ Power is a solution adopting analog-digital hybrid control to a switching power supply. This user's guide will provide the steps necessary to operate the evaluation board of LogiCoA™ Power Solution Synchronous buck DCDC converter, LogiCoA001-EVK-001. Bill of materials, operating procedures and application data are included.

## Table of Contents





"LogiCoATM" is a trademark or a registered trademark of ROHM Co., Ltd.

#### <span id="page-1-0"></span>**1 Overview of LogiCoATM Power Solution**

Figure 1-1 shows the overview of LogiCoATM Power Solution. LogiCoATM Power is a solution adopting analog-digital hybrid control to a switching power supply and consists from 3 elements, (1) Microcontroller for Power Supply Control (LogiCoA™ Microcontroller) ML62Q203x/ML62Q204x (hereinafter referred to ML62Q20xx group), (2) Operating System for Power Supply Control Microcontroller, RMOS, and (3) Power Supply Application. Refer to the explanation application note [1] for detail information of analog-digital hybrid control.



Figure 1-1. System overview of LogiCoATM Power Solution

(1) Microcontrollers for Power Supply Control (LogiCoATM Microcontroller)

LogiCoA<sup>TM</sup> Microcontrollers are suitable ones for power supply control with those analog-digital hybrid control is adopted and ML62Q2033/2035 and ML62Q2043/2045 are released. (at the time of this document's release) On this EVK, ML62Q2035 is mounted. Refer to 4.2 MCU, the datasheet of ML62Q2033/2035/2043/2045 [2] and the user's manual of ML62Q2033/2035/2043/2045 [3] for more detail information about ML62Q2035.

- (2) Operating System for Power Supply Control Microcontroller RMOS (**R**eal time **M**icro **O**perating **S**ystem) RMOS is a multi-task and real-time operating system developed to control switching power supplies and operates on ML62Q20xx group. Refer to the explanation application note [4] for more detail information about RMOS.
- (3) Power Supply Application

Power Supply Applications are application circuits correspond to each power supply topology. On this EVK external components such as LDO, gate driver, operational amplifier, MOSFET inductor and so on are mounted as an application circuit of synchronous buck converter.

## <span id="page-2-0"></span>**2 Operating Conditions**

(Unless otherwise specified Ta=25°C, Vin=12V)



#### <span id="page-2-1"></span>**3 Firmware**

For this EVK, in addition to the evaluation board, the source code of RMOS and power supply control are supplied. And those can be downloaded from the URL below.





## <span id="page-3-0"></span>**4 Block Diagram and Description**

## <span id="page-3-1"></span>**4.1 Block Diagram**

Figure 4-1 shows the application block diagram of this EVK.



Figure 4-1. Application Block Diagram

## <span id="page-4-0"></span>**4.2 MCU**

On this EVK, MCU ML62Q2035 is mounted as a power supply controller. VDD voltage of MCU is supplied from the control block power supply Vcc5V, and after supplied voltage becomes over 4.10V (typ) of the threshold voltage of POR, the microcontroller startup and RMOS starts its operation. Each pin's function of ML62Q2035 and selected function in this EVK is listed in Table 4-1.



selected function in this EVK

Table 4-2 listed the typical specifications of ML62Q2035. Refer to [2] and [3] for more detail information about ML62Q2035.



Table 4-2. Typical specifications of ML62Q2035

\*: Ta=-20℃ to +85℃

#### <span id="page-5-0"></span>**4.3 Control Block Power Supply**

On this EVK, a fixed 5V output LDO BD950N1WG-C is mounted as a power supply (Vcc5V) for control block (MCU and analog control circuit). BD950N1WG-C has standby control function, but in this EVK, VIN pin and EN pin are shorted and so when Vin voltage is applied and VIN pin of BD950N1WG-C voltage is over UVLO rise voltage (typ 2.6V), Vcc5V turns on. Refer to the datasheet of BD9xxN1-C series [5] for more detail information about BD950N1WG-C.

## <span id="page-5-1"></span>**4.4 Driver Block Power Supply**

On this EVK, a 12V output LDO BD900N1WG-C is mounted as a power supply (Vcc12V) of the gate driver to drive output FET. BD900N1WG-C has standby control function and can be controlled turning ON/OFF by a remote control switch described later. Refer to the datasheet of BD9xxN1-C series [5] for more detail information about BD900N1WG-C.

## <span id="page-5-2"></span>**4.5 Remote Control Switch**

This EVK has RC (RC: Remote Control) function for external turning ON/OFF control. DCDC operates as the setting below by turning the mechanical switch (SW\_RC) connected P10 pin of ML62Q2035 to OPEN or short to GND. To avoid a false detection by noise, there are mask time of 150μs at RC=H detection and 1.25ms at RC=L. P10 pin is set as a GPIO with internal 40kΩ(typ) pulled-up. Refer to [2] about the threshold of operating state because it depends on input/output characteristics of ML62Q2035.

Table 4-3. Operating state of Remote Control Switch



#### <span id="page-6-0"></span>**4.6 Error Amplifier and Reference Voltage**

Figure 4-2 shows the error amplifier and surrounding circuits. BU7481SG is mounted on as an error amplifier. As control block power supply Vcc5V is supplied, the error amplifier starts to operate but startup of the error amplifier output is controlled by the soft start circuit. Refer to the datasheet of that [6] for more detail information about BU7481SG.

The reference voltage of error amplifier Vo\_REF is generated by the 8-bits DA converter built-in in the MCU (1.973V at VDD=5V). Output voltage Vo is calculated as following equation.

$$
V_0 = V_{0\_REF} \times \frac{R_{29} + R_{30} + R_{31}}{R_{31}}
$$

Ex.) When Vo\_REF=1.973V, R<sub>29</sub>=51Ω, R<sub>30</sub>=3.3kΩ and R<sub>31</sub>=2.2kΩ, output voltage is as below.



 $Vo = 1.973V \times$  $51 \Omega + 3.3 k \Omega + 2.2 k \Omega$  $\frac{2.2k\Omega}{2.2k\Omega} \cong 4.9782V$ 

Figure 4-2. Error amplifier and surrounding circuits

### <span id="page-7-0"></span>**4.7 Soft Start**

In this EVK, to avoid an overshoot and rush current, output of the error amplifier (FB) is clamped while starting up, thus ramp up speed of DCDC output is controlled and starts softly.

The FB voltage is clamped by the CLAMP voltage +  $V_{BE}$  of TR<sub>1</sub> because the voltage generated at both ends of R<sub>18</sub> can be considered minute due to  $R_{18}$ =100Ω and TR<sub>1</sub> base current. P03/OTO0A pin has been set as PMOS open drain, and while in startup, clamped voltage rise up slowly by controlling the ON duty of the PMOS. In the steady state, the CLAMP voltage is equal to VDD and thus the FB voltage is not clamped.





#### <span id="page-7-1"></span>**4.8 Triangle Waveform Generator and PWM Comparator**

Figure 4-4 and 4-5 shows the triangle waveform generator and surrounding circuits, and timing chart. Triangle waveform is generated at P02/CMP0M pin by clock pulse output from P04/OTO0B pin. P01/CMP0P pin and P02/CMP0M pin have been set as an input of analog comparator and the build-in analog comparator operate as the PWM comparator.

As shown in Figure 4-5, the frequency of clock pulse output from P04/OTO0B pin is the switching frequency of the DCDC converter fsw (160kHz). And while the output of the clock pulse is H, the voltage of TRNGL becomes also H, so the output of the PWM comparator is L. This leads that the L duty of the clock pulse is the Max Duty Dmax (80% typ) of the DCDC converter.



Figure 4-4. Triangle waveform generator and surrounding circuit





#### <span id="page-9-0"></span>**4.9 Volume Resistor for open loop operation (for debug)**

This EVK can be operated in open loop without feedback control for debugging. Open loop and closed loop operation can be exchanged by the jumper connection of JP\_Loop (refer to Figure 4-1. Application Block Diagram and Figure 4-4. Triangle waveform generator and surrounding circuit.) When open loop operation is selected, the input voltage of the PWM comparator can be tuned using volume resistor VR<sub>1</sub>. The divided voltage from Vcc5V by R<sub>21</sub> and 10kΩ volume resistor VR<sub>1</sub> will be the FB voltage (0Ω is mounted on  $R_{22}$ .)

## <span id="page-9-1"></span>**4.10 Output Stage**

In output stage, the control signals of H-side/L-side FET from the MCU level shifted by the gate driver drive output FETs, and stable voltage smoothed by the LC filter is supplied. BD2320EFJ-LA is mounted on as a gate driver. Refer to the datasheet of that [7] for more detail information of BD2320EFJ-LA.

#### <span id="page-9-2"></span>**4.11 Input Voltage Detection Block**

Figure 4-6 shows the input voltage detection block. The divided Vin voltage by R<sub>6</sub> and R<sub>7</sub> is input to the P15/AIN1 pin of ML62Q2035, and the digital value of pin input voltage converted by the 12bits AD converter is obtained.



Figure 4-6. Input voltage detection block

#### <span id="page-9-3"></span>**4.11.1 Startup/Stop Voltage Check**

In this EVK, Vin input voltage is monitored by the input voltage detection block described above and when the voltage is over the startup voltage of 9V, DCDC startups after the 1s of the startup delay time. When the input voltage is below 8V, DCDC stops. For a noise reduction, there is a 150μs of mask time in voltage detection.

## <span id="page-9-4"></span>**4.11.2 Input Voltage Protection**

This EVK has an input over voltage protection function (IVP: Input Voltage Protection). Vin input voltage is monitored by the input voltage detection block described above and when the voltage is over the detect voltage of 38V, the protection works and DCDC stops output switching. For a noise reduction, there is a 250μs of mask time in voltage detection. When the input voltage is below the detect voltage in the normal operation state, count of the mask time is reset. When protection works, DCDC stops latched, and restarts after turning on RC again in the condition that Vin input voltage is under the detection threshold voltage.

## <span id="page-10-0"></span>**4.12 Output Voltage Detection Block**

Figure 4-7 shows the output voltage detection block. The divided Vo voltage by  $R_{32}$  and  $R_{33}$  is input to the P14/AIN0 pin of ML62Q2035, and the digital value of pin input voltage converted by the 12bits AD converter is acquired.



Figure 4-7. Output voltage detection block

## <span id="page-10-1"></span>**4.12.1 Low Voltage Protection**

This EVK has an output low voltage protection function (LVP: Low Voltage Protection). Vo output voltage is monitored by the output voltage detection block described above and when the voltage drops less than the detect voltage of 3.0V, timer count starts. When the output voltage remains below the detect voltage and 500ms has passed, protection works and DCDC stops output switching. The timer counter is incremented from the initial value by every 500μs, and when the output voltage becomes over the detect voltage while in timer counting, the counter value is decremented. When DCDC stops by the protection or RC, the timer counter is reset. When protection works, DCDC stops latched, and restart after turning on RC again.

## <span id="page-10-2"></span>**4.12.2 Over Voltage Protection**

This EVK has an output over voltage protection function (OVP: Over Voltage Protection). Vo output voltage is monitored by the output voltage detection block described above and when the voltage is over the detect voltage of 6.0V, the protection works, and DCDC stops output switching. For a noise reduction, there is a 250μs of mask time in voltage detection. When the output voltage drops less than the detect voltage in the normal operation state, count of the mask time is reset. When protection works the DCDC stops latched, and restart after turning on RC again.

#### <span id="page-11-0"></span>**4.13 Drain Current Detection Block**

Figure 4-8 shows the drain current detection block. The drain current Id flows through low side FET, FET2, is converted to the voltage Vsns in the current sense resistor R<sub>5</sub>. VSNS divided from Vcc5V by R<sub>8</sub>, R<sub>9</sub> and R<sub>10</sub>, R<sub>11</sub>, and added certain offset voltage to meet the input voltage range of AD converter/analog comparator, are input to P16/AIN2 pin and P11/CMP2P pin of ML62Q2035 each. By the built-in AD converter in P16/AIN2 pin, the digital value of the current is acquired and the built-in comparator in P11/CMP2P pin detect the overcurrent.



Figure 4-8. Drain current detection block

#### <span id="page-11-1"></span>**4.13.1 Over Current Protection**

This EVK has a pulse-by-pulse over current protection function (OCP: Over Current Protection). The drain current of low side FET is monitored by the analog comparator in the drain current detection block described above. When the current exceeds the detect threshold value of 6.0A, protection works and turning off the FET. After the detection, DCDC restarts from protection automatically, but if the overload state continues, OCP is detected again.

#### <span id="page-11-2"></span>**4.14 LED Indicator**

In this EVK, 2 LEDs of LED1(red) and LED2(green) are mounted on. And each blinking pattern indicates below operating state.









#### <span id="page-12-0"></span>**5 Serial Communication**

In this EVK, modification of power supply control parameter and recording the operating log are capable of by a serial communication via the on-board USB-UART covert module from such as an external Windows PC. (Logging function is not implemented at the time of this document's release.) Refer to the explanation application note of communication function and GUI[8] for more detail information about the serial communication and communication commands.

#### <span id="page-12-1"></span>**6 View of EVK**

Figure 6-1 and Figure 6-2 shows the view of EVK.



![](_page_12_Picture_8.jpeg)

Figure 6-1. LogiCoA001-EVK-001(Top View) Figure 6-2. LogiCoA001-EVK-001(Bottom View)

#### <span id="page-12-2"></span>**7 Operating Procedure**

- 1. Short 1-2 pins of the jumper JP\_LDO, 1-2 pins of JP\_12V, 2-3 pins of JP\_Loop and open JP\_REG on the EVK.
- 2. Turn the SW\_RC to connect 1-2pins on EVK. (Turn the switch to upper side in the board direction of Figure 6-1.)
- 3. Turn off the DC power supply and connect it's GND pin to 2 pin of J1 on the EVK.
- 4. Connect DC power supply's VCC pin to 1 pin of J1 on the EVK.
- 5. Connect the load between 1 pin and 2 pin of J2 on the EVK. When an electric load is used, turn off the output before connecting to the board.
- 6. Connect the voltmeter to the mon\_Vo pin and mon\_GND pin on the EVK.
- 7. Turn on the DC power supply. Check if the measured value of the voltmeter is 5V.
- 8. If an electric load is used, turn on the electric load.

*Notes: This EVK does not support hot plugging protection. Do not perform hot plugging on this board.*

### <span id="page-13-0"></span>**8 Board Schematic**

![](_page_13_Figure_3.jpeg)

Figure 8-1. Board Schematic

## <span id="page-14-0"></span>**9 Board Information and Layout**

The board information of this EVK is listed in Table 9-1.

Table 9-1. Board information

Number of Lavers	Material	Board Size	Copper <b>Thickness</b>
	FR-4	80mm x 60mm x 1.6mmt	$1$ oz $(35$ um $)$

Below are EVK layouts.

![](_page_14_Figure_7.jpeg)

Figure 9-1. Top Silk Screen (Top View)

![](_page_14_Picture_9.jpeg)

Figure 9-3. Top Layer Layout (Top View)

![](_page_14_Figure_11.jpeg)

Figure 9-5. Middle2 Layer Layout (Top View)

![](_page_14_Picture_13.jpeg)

Figure 9-2. Bottom Silk Screen (Top View)

![](_page_14_Picture_15.jpeg)

Figure 9-4. Middle1 Layer Layout (Top View)

![](_page_14_Figure_17.jpeg)

Figure 9-6. Bottom Layer Layout (Top View)

#### <span id="page-15-0"></span>**Bill of Materials**

Table 10-1 shows the bill of materials of this EVK.

![](_page_15_Picture_902.jpeg)

#### Table 10-1. Bill of Materials

**LED**

## <span id="page-16-0"></span>**11 Reference Application Data**

![](_page_16_Figure_3.jpeg)

![](_page_16_Figure_4.jpeg)

![](_page_16_Figure_5.jpeg)

![](_page_16_Figure_6.jpeg)

(Vin=12V, Vo=5V, Io=5A, OSC:20mVpeak)

![](_page_16_Figure_8.jpeg)

![](_page_16_Figure_9.jpeg)

![](_page_16_Figure_10.jpeg)

Figure 11-3. Frequency Characteristics (Vin=24V, Vo=5V, Io=5A, OSC:20mVpeak) \*Measure with OSC level within 5 to 20mVpeak \*Measure with OSC level within 5 to 20mVpeak

![](_page_16_Figure_12.jpeg)

Figure 11-5. Line Regulation

![](_page_17_Figure_2.jpeg)

**Vo 50mV/div**

**Io 2A/div**

5.0V<br>1MQ <sup>8</sup>W

Vo 50mV/div	
lo 2A/div	
R <sub>W</sub> 20.0M 50.0mV Offset:5.0V Pk-Pk 24.0mV $\mathbf{c}$ 1MO %500M 2.0A/div 26.04mA Mean	5µs/div A $ f$ 5.045V 5.0µs/div 2.5GS/s 400.0ps/pt Auto Ready Sample Run 383 acqs RL:125.0k

Figure 11-6. Output Ripple Voltage (Vin=12V, Vo=5V, Io=0A)

![](_page_17_Figure_5.jpeg)

![](_page_17_Figure_6.jpeg)

![](_page_17_Figure_7.jpeg)

![](_page_17_Figure_8.jpeg)

![](_page_17_Figure_9.jpeg)

Figure 11-11. Switching Waveform (Vin=12V, Vo=5V, Io=5A)

![](_page_17_Figure_11.jpeg)

Figure 11-8. Output Ripple Voltage (Vin=24V, Vo=5V, Io=0A)

 $\frac{R_{\text{W}}:20.0 \text{M}}{500 \text{M}}$  C.D. Pk-Pk 34.0mV<br>500M **C.D.** Mean 14.07mJ

A Ca / 5.045V<br>Ready Aut

**5μs/div**

Figure 11-10. Switching Waveform (Vin=12V, Vo=5V, Io=0A)

![](_page_18_Picture_2.jpeg)

![](_page_18_Figure_3.jpeg)

![](_page_18_Figure_4.jpeg)

![](_page_18_Figure_5.jpeg)

![](_page_18_Figure_6.jpeg)

Figure 11-14. Load Transient (Vin=12V, Vo=5V, Io=0A⇔2.5A, 1A/μs)

![](_page_18_Figure_8.jpeg)

Figure 11-15, Load Transient (Vin=12V, Vo=5V, Io=0A⇔5A, 1A/μs)

![](_page_18_Figure_10.jpeg)

Figure 11-16. Load Transient (Vin=24V, Vo=5V, Io=0A⇔2.5A, 1A/μs)

![](_page_18_Figure_12.jpeg)

Figure 11-17. Load Transient (Vin=24V, Vo=5V, Io=0A⇔5A, 1A/μs)

![](_page_19_Picture_160.jpeg)

Figure 11-18. Startup Waveform (Vin=0→12V, Vo=5V, Io=0A, RC=open)

![](_page_19_Picture_161.jpeg)

Figure 11-19. Startup Waveform (Vin=0→12V, Vo=5V, Io=5A, RC=open)

![](_page_19_Figure_6.jpeg)

Figure 11-20. Startup Waveform (Vin=0→24V, Vo=5V, Io=0A, RC=open)

![](_page_19_Figure_8.jpeg)

Figure 11-21. Startup Waveform (Vin=0→24V, Vo=5V, Io=0A, RC=open)

![](_page_19_Figure_10.jpeg)

Figure 11-23. Startup Waveform (Vin=12V, Vo=5V, Io=5A, RC=L→H)

![](_page_19_Figure_12.jpeg)

Figure 11-22. Startup Waveform (Vin=12V, Vo=5V, Io=0A, RC=L→H)

![](_page_20_Picture_2.jpeg)

Figure 11-24. Startup Waveform (Vin=24V, Vo=5V, Io=0A, RC=L→H)

![](_page_20_Figure_4.jpeg)

Figure 11-25. Startup Waveform (Vin=24V, Vo=5V, Io=5A, RC=L→H)

![](_page_20_Figure_6.jpeg)

Figure 11-26. Stop Waveform (Vin=12→0V, Vo=5V, Io=0A, RC=open)

![](_page_20_Figure_8.jpeg)

Figure 11-27. Stop Waveform (Vin=12→0V, Vo=5V, Io=5A, RC=open)

![](_page_20_Figure_10.jpeg)

Figure 11-28. Stop Waveform (Vin=24→0V, Vo=5V, Io=0A, RC=open)

![](_page_20_Figure_12.jpeg)

Figure 11-29. Stop Waveform (Vin=24→0V, Vo=5V, Io=5A, RC=open)

![](_page_21_Picture_123.jpeg)

**Vin 10V/div RC 5V/div Vo 2V/div Io 2A/div 2ms/div**  $R = 2.5V$ <br>None Normal  $R_W: 1.0G$ <br> $R_W: 1.0G$ <br> $R_W: 20.0M$ 

Figure 11-30. Stop Waveform (Vin=12V, Vo=5V, Io=0A, RC=H→L)

Figure 11-31. Stop Waveform (Vin=12V, Vo=5V, Io=5A, RC=H→L)

![](_page_21_Figure_6.jpeg)

Figure 11-32. Stop Waveform (Vin=24V, Vo=5V, Io=0A, RC=H→L)

![](_page_21_Figure_8.jpeg)

Figure 11-33. Stop Waveform (Vin=24V, Vo=5V, Io=5A, RC=H→L)

#### <span id="page-22-0"></span>**12 References**

- [1] 66AN145E, Rev001, Analog-Digital hybrid control innovating switching power design
- [2] FEDL62Q2045-01, ML62Q2033/2035/2043/2045 datasheet
- [3] FEUL62Q2045-03, ML62Q2033/2035/2043/2045 User's Manual
- [4] 66AN147E, Rev.001, Operating system for switching power control MCU "RMOS"
- [5] TSZ02201-0BDB0A400100-1-2 Rev.001, For Automotive 45V 150mA Fixed/Adjustable Output Nano CapTM LDO Regulators BD9xxN1-C Series datasheet
- [6] TSZ02201-0RAR0G200370-1-2 Rev.001, High Speed Low Voltage Operation CMOS Operational Amplifiers BU7481G BU7481SG datasheet
- [7] TSZ02201-0Q2Q0A800840-1-2, Rev.002, High Frequency High-Side and Low-Side Driver BD2320EFJ-LA datasheet
- [8] 66AN149E, Rev.001, Serial communication of RMOS and GUI developing manual

# **Revision History**

![](_page_23_Picture_58.jpeg)

![](_page_24_Picture_189.jpeg)

![](_page_24_Picture_2.jpeg)

Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

## ROHM Customer Support System

https://www.rohm.com/contactus