
ML5810A

High-Side Switch Driver IC for Battery Pack

■ General Description

ML5810A is charge/discharge high-side switch Nch power MOSFET gate driver for battery pack. ML5810A assert external input reference voltage(CFS, DFS)+12V(typ) as the voltage for drive by charge pump. And also, built-in PchMOSFET gate driver for low current precharge in battery over-discharge state.


■ Features

- High-side switch Nch power MOSFET gate driver for battery pack protection
- Built-in Pch MOSFET gate driver for low current precharge/predischage
- 80V breakdown voltage applicable to 48V battery system
- Built-in charge pump
- Gate driver for charge/discharge "H" output voltage : Reference voltage(CFS, DFS)+10V (min)
- Gate driver for precharge/predischage "L" output voltage : Reference voltage (PCFS)-9V (min)
- Current consumption : 210uA(typ), 480uA(max)
- Power supply voltage range : +6.5V to +64V
(Absolute Maximum Rating: 80V)
- Operating temperature range : -40°C to +105°C
- Package : 20pin TSSOP
- Application : 12V to 48V Battery pack for industrial eBikes, Energy Storage Systems (ESS) and Uninterruptible Power Supplies (UPS)


Note) This product is not intended for automotive use and for any equipment, device, or system that requires a specific quality or high level of reliability (e.g., medical equipment, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller, various safety devices). If you are not sure whether your application corresponds to such special purposes, please contact your local ROHM sales representative in advance.



■Block Diagram



■ Pin Configuration(Top View)



■ Pin Description

Pin No.	Pin	I/O	Description
1	VDD	—	Power supply. Connect an external CR filter for noise rejection.
2	NC	—	—
3	DFETON	I	D_FET enable input.(pulldown resistance:1MΩ)
4	PCFETON	I	PC_FET enable input.(pulldown resistance:1MΩ)
5	CFETON	I	C_FET enable input.(pulldown resistance:1MΩ)
6	TEST_N	I	TEST_N input. Should be fixed to VDD.
7	TEST1	I	TEST1 input.(pulldown resistance:1MΩ) Should be fixed to GND.
8	TEST2	I	TEST2 input.(pulldown resistance:1MΩ) Should be fixed to GND.
9	GND	—	Ground.
10	VREG	O	Built-in 3.3V regulator output. Connect a 4.7μF capacitor between this pin and GND.
11	DFS	I	Reference voltage input for the D_FET drive charge pump. Connect to the source pin of the discharge FET.
12	D_FET	O	Discharge Nch-FET gate drive. Connect to the gate pin of the external Nch-FET. In the ON state, the DFS level +12V (typ) is asserted.In the OFF state DFS level is asserted.
13	CPHD	O	Charge pump capacitor input for D_FET drive. Connect a capacitor which approximately 8-times of the discharge FET gate capacitance, between the CPHD and CPLD pins.
14	CPLD	O	
15	PC_FET	O	Precharge/predischarge Pch-FET gate drive. Connected to the gate pin of the external Pch-FET. In the ON state, the PCFS level -12V (typ) is asserted, while the PCFS level is asserted in the OFF state.
16	PCFS	I	Reference voltage input for the PC_FET drive charge pump. Connected to the source pin of the precharge/predischarge FET.
17	CPLC	O	Charge pump capacitor input for C_FET drive. Connect a capacitor with approximately twice the gate capacitance of the charge FET between the CPHC and CPLC pins.
18	CPHC	O	
19	C_FET	O	Charge Nch-FET gate drive. Connected to the gate pin of the external Nch-FET. In the ON state, the CFS level +12V (typ) is asserted, while the CFS level is asserted in the OFF state.
20	CFS	I	Reference voltage input for the C_FET drive charge pump. Connected to the source pin of the charge FET.

■ Absolute Maximum Ratings

GND=0V, Ta=25°C

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	V _{DD}	Applied to VDD pin	-0.3 to +86.5	V
Input voltage	V _{IN1}	Applied to CFS,DFS, and PCFS pins	-0.3 to +86.5	V
	V _{IN2}	Applied to CFETON, DFETON,PCFETON,TEST1, and TEST2,TEST_N pins	-0.3 to VDD+0.3	V
Output voltage	V _{OUT1}	Applied to D_FET pin V _{DFS} =DFS pin voltage	V _{DFS} -0.5 to +86.5	V
	V _{OUT2}	Applied to C_FET pin V _{CFS} =CFS pin voltage	V _{CFS} -0.5 to +86.5	V
	V _{OUT3}	Applied to PC_FET pin	-0.5 to +71.5	V
Short circuit output current	I _{OS1}	VDD=50V Applied to VREG pin	5	mA
	I _{OS2}	VDD=50V Applied to C_FET and D_FET pins	20	mA
	I _{OS3}	VDD=50V Applied to PC_FET pin	2	mA
Power dissipation	P _D	Ta=25°C	2.3	W
Package thermal resistance	θ _{ja}	JEDEC double-side board mounted	33.7	°C/W
Storage temperature	T _{STG}	—	-55 to +150	°C

■ Recommended Operating Conditions

(GND= 0 V)

Parameter	Symbol	Condition	Range	Unit
Power supply voltage	V _{DD}	Applied to VDD pin	6.5~64	V
Operating temperature	T _a	No VREG output load	-40~+105	°C

■ Electrical Characteristics

V_{DD}=6.5~64V,GND=0V,T_a=-40 to +105°C, no VREG output load

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Digital "H" input voltage(*1)	V _{IH}	—	2.15	—	V _{DD} +0.3	V
Digital "L" input voltage(*1)	V _{IL}	—	0	—	0.35	V
Digital "H" input current(*1)	I _{IH}	V _{IH} = V _{DD}	—	—	130	μA
Digital "L" input current(*1)	I _{IL}	V _{IL} = GND	-2	—	—	μA
C_FET / D_FET output voltage(C_FET-CFS, D_FET-DFS)	V _{OH11}	I _{OH} =-1.5μA (V _{DD} *0.95) ≥ 10V	10	12	15	V
	V _{OH12}	I _{OH} =-1.5μA (V _{DD} *0.93) < 10V	V _{DD} *0.93	—	V _{DD}	V
PC_FET output voltage (PCFS-PC_FET)	V _{OL21}	I _{OL} =+1.5μA (V _{DD} *0.8) ≥ 9V	9	12	15	V
	V _{OL22}	I _{OL} =+1.5μA (V _{DD} *0.8) < 9V	V _{DD} *0.8	—	V _{DD}	V
C_FET / D_FET rise time	T _{fetr1}	C _{cp} =80nF, R _g =1kΩ, R _{fs} =100Ω, FET gate capacitance=10nF From FET-on to 80% of output voltage V _{OH11} , V _{OH12}	—	150	350	us
C_FET / D_FET fall time	T _{fetf1}	C _{cp} =80nF, R _g =1kΩ, R _{fs} =100Ω, FET gate capacitance=10nF From FET-off to 20% of output voltage V _{OH11} , V _{OH12}	—	40	70	us
PC_FET fall time	T _{fetf2}	C _{cp} =80nF, R _g =1kΩ, R _{fs} =1kΩ, FET gate capacitance=1nF From FET-on to 80% of output voltage V _{OL21} , V _{OL22}	—	110	400	us
PC_FET rise time	T _{fetr2}	C _{cp} =80nF, R _g =1kΩ, R _{fs} =1kΩ, FET gate capacitance=1nF From FET-off to 20% of output voltage V _{OL21} , V _{OL22}	—	20	70	us
Current consumption in operation (charge and discharge) (*2)	IDD1	CFETON=1 & DFETON=1 & PCFETON=0 VDD=CFS=DFS=PCFS	—	210	480	uA
Current consumption in operation (precharge or predischarge)(*2)	IDD2	CFETON=0 & DFETON=0 & PCFETON=1 VDD=CFS=DFS=PCFS	—	135	380	uA

VREG output voltage	V _{REG1}	V _{DD} =6.5V~64V Output load current < 1mA	3.0	3.3	3.6	V
C_FET / D_FET charge pump frequency	F _{CPCD}	—	6.25	7.8125	9.4	kHz
PC_FET charge pump frequency	F _{CPPC}	—	0.78	0.9766	1.2	kHz

*1 : Applied to CFETON,DFETON,PCFETON,TEST1,TEST2 and TEST_N pins

*2 : Current consumption are sum of VDD,CFS,DFS, and PCFS currents

■ Functional Description

Operating state of ML5810A in each input status of 3 control input(PCFETON, DFETON, CFETON) is indicated in the following table.

“Charge pump ON, FET stand-by” is in which a charge pump powers up and each FET gate voltage output enable. The wait time is required at transition from power-up, and please refer to the “■ Timing diagram” mentioned later for details.


”FET ON state” is the state in which each FET gate voltage is asserted by a relevant pin actually. Please refer to “■ electrical characteristic” about rise and fall time of gate voltage.

Input			ML5810A Operating status
PCFETON	DFETON	CFETON	
0	0	0	Charge pump ON, FET stand-by
More than one is "1"			FET ON


C_FET and D_FET can be turn on at the same time, but PC_FET is exclusively other FETs and can't be turn on at the same time. A truth table of FET ON/OFF is following. As it's shown on the table, CFETON, DFETON is priority more than PCFETON .

Input			Output		
PCFETON	DFETON	CFETON	PC_FET	D_FET	C_FET
0	0	0	OFF	OFF	OFF
0 or 1	0	1	OFF	OFF	ON
0 or 1	1	0	OFF	ON	OFF
0 or 1	1	1	OFF	ON	ON
1	0	0	ON	OFF	OFF

■ Timing diagram
C_FET / D_FET timing




PC_FET timing



(*) Twait must be more than 50ms, when CFETON, DFETON, and PCFETON are set to H from L (0v).

■ Application Circuit Example



Recommended Values for External Components

Component	Recommended value
R_{VDD} (*1)	510Ω to 1.5kΩ
C_{VDD}	2.2μF to 10μF
C_{REG}	4.7μF
R_{G1}	1kΩ
R_{FS1}	100Ω
R_{G2}	1kΩ
R_{FS2}	1kΩ
R_{GS}	10MΩ
C_{CP}	82nF (*2)

(*1) Recommended $R_{VDD}=1.5k\Omega$ for $C_{VDD}=2.2\mu F$.


(*2) Set 80nF to 100nF, when gate capacitance of external Nch-FET is 10nF.

Set about 8-times of gate capacitance of external Nch-FET to C_{CP} .

(*3) Set R_{PC} according to current of Pch-FET.

Notice: Example of application circuit and the recommended values to parts list shall not guarantee performance under all conditions. Full and detailed tests are suggested on your actual application.

■ Package Dimensions



Caution regarding surface mount type packages

Surface mount type packages are susceptible to applied heat in solder reflow or moisture absorption during storage. Please contact your local ROHM sales representative for the recommended mounting conditions (reflow sequence, temperature and cycles) and storage environment.

■ Revision History

Document No.	Issue date	Page		Descriptions
		Previous	New	
Version-02	2019.07.18	—	—	English version first edition issued
Version-03	2019.07.19	3	3	Error in writing corrected
Version-03	2019.07.25	5,10	5,10	Error in writing corrected
Version-04	2020.06.05	3	3	Error in Pin Configuration corrected (pin 2,8,15,16)
Version-04	2020.06.05	10	10	■ Application Circuit Example Added TEST1, TEST2, TEST_N pin.
Version-05	2020.10.30	—	—	Changed Company name and “notes” page.

Notes

- 1) The information contained herein is subject to change without notice.
- 2) When using LAPIS Technology Products, refer to the latest product information (data sheets, user's manuals, application notes, etc.), and ensure that usage conditions (absolute maximum ratings, recommended operating conditions, etc.) are within the ranges specified. LAPIS Technology disclaims any and all liability for any malfunctions, failure or accident arising out of or in connection with the use of LAPIS Technology Products outside of such usage conditions specified ranges, or without observing precautions. Even if it is used within such usage conditions specified ranges, semiconductors can break down and malfunction due to various factors. Therefore, in order to prevent personal injury, fire or the other damage from break down or malfunction of LAPIS Technology Products, please take safety at your own risk measures such as complying with the derating characteristics, implementing redundant and fire prevention designs, and utilizing backups and fail-safe procedures. You are responsible for evaluating the safety of the final products or systems manufactured by you.
- 3) Descriptions of circuits, software and other related information in this document are provided only to illustrate the standard operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. And the peripheral conditions must be taken into account when designing circuits for mass production. LAPIS Technology disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, and other related information.
- 4) No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of LAPIS Technology or any third party with respect to LAPIS Technology Products or the information contained in this document (including but not limited to, the Product data, drawings, charts, programs, algorithms, and application examples, etc.). Therefore LAPIS Technology shall have no responsibility whatsoever for any dispute, concerning such rights owned by third parties, arising out of the use of such technical information.
- 5) The Products are intended for use in general electronic equipment (AV/OA devices, communication, consumer systems, gaming/entertainment sets, etc.) as well as the applications indicated in this document. For use of our Products in applications requiring a high degree of reliability (as exemplified below), please contact and consult with a LAPIS Technology representative: transportation equipment (cars, ships, trains, etc.), primary communication equipment, traffic lights, fire/crime prevention, safety equipment, medical systems, servers, solar cells, and power transmission systems, etc. LAPIS Technology disclaims any and all liability for any losses and damages incurred by you or third parties arising by using the Product for purposes not intended by us. Do not use our Products in applications requiring extremely high reliability, such as aerospace equipment, nuclear power control systems, and submarine repeaters, etc.
- 6) The Products specified in this document are not designed to be radiation tolerant.
- 7) LAPIS Technology has used reasonable care to ensure the accuracy of the information contained in this document. However, LAPIS Technology does not warrant that such information is error-free and LAPIS Technology shall have no responsibility for any damages arising from any inaccuracy or misprint of such information.
- 8) Please use the Products in accordance with any applicable environmental laws and regulations, such as the RoHS Directive. LAPIS Technology shall have no responsibility for any damages or losses resulting non-compliance with any applicable laws or regulations.
- 9) When providing our Products and technologies contained in this document to other countries, you must abide by the procedures and provisions stipulated in all applicable export laws and regulations, including without limitation the US Export Administration Regulations and the Foreign Exchange and Foreign Trade Act..
- 10) Please contact a ROHM sales office if you have any questions regarding the information contained in this document or LAPIS Technology's Products.
- 11) This document, in part or in whole, may not be reprinted or reproduced without prior consent of LAPIS Technology.

(Note) "LAPIS Technology" as used in this document means LAPIS Technology r Co., Ltd.

Copyright 2020 LAPIS Technology Co., Ltd.

LAPIS Technology Co.,Ltd.

2-4-8 Shinyokohama, Kouhoku-ku,
Yokohama 222-8575, Japan
<http://www.lapis-tech.com>