



Dear customer

ROHM Co., Ltd. ("ROHM"), on the 1st day of April, 2024,
has absorbed into merger with 100%-owned subsidiary of LAPIS Technology Co., Ltd.

Therefore, all references to "LAPIS Technology Co., Ltd.", "LAPIS Technology"
and/or "LAPIS" in this document shall be replaced with "ROHM Co., Ltd."

Furthermore, there are no changes to the documents relating to our products other than
the company name, the company trademark, logo, etc.

Thank you for your understanding.

ROHM Co., Ltd.
April 1, 2024

Dear customer

LAPIS Semiconductor Co., Ltd. ("LAPIS Semiconductor"), on the 1st day of October, 2020, implemented the incorporation-type company split (shinsetsu-bunkatsu) in which LAPIS established a new company, LAPIS Technology Co., Ltd. ("LAPIS Technology") and LAPIS Technology succeeded LAPIS Semiconductor's LSI business.

Therefore, all references to "LAPIS Semiconductor Co., Ltd.", "LAPIS Semiconductor" and/or "LAPIS" in this document shall be replaced with "LAPIS Technology Co., Ltd."

Furthermore, there are no changes to the documents relating to our products other than the company name, the company trademark, logo, etc.

Thank you for your understanding.

LAPIS Technology Co., Ltd.

October 1, 2020

ML7345C

Sub-GHz(315MHz to 510MHz) low power transceiver IC

■Overview


The ML7345C is a low power RF transceiver for narrow band in Sub-GHz. The ML7345C includes RF, IF, MODEM, baseband processor, HOST interface. The ML7345C supports RF frequency sets of 315MHz to 510MHz, and implements programmable channel filters supporting 12.5kHz or wider channel spacing. ML7345C can output 100mW(20dBm) transmission power and it suits for the smart-meter in Chinese market.

ML7345C has the same package, pins assignment and major registers as the ML7344/ML7406 family for sharing the board and software between narrow/broadband Sub-GHz applications.

ML7345, ML7344 and ML7406 have the same package, pins assignment and major registers.

ML7345 series

RF: 160MHz to 960MHz
Rate: 1.2kbps to 100kbps(FSK/GFSK/4FSK/4GFSK)
Channel Spacing: Down to 12.5kHz
Wireless M-Bus(2013)
ARIB STD T67/RCR STD 30
IEEE802.15.4g (FEC not supported)




(32pin WQFN)

ML7344 series

RF: 160MHz to 510MHz
Rate: 1.2kbps to 15kbps(FSK/GFSK)
Channel Spacing: 25kHz
Wireless M-Bus
ARIB STD T67

ML7406 series

RF: 750MHz to 960MHz
Rate: 1.2kbps to 500kbps(FSK/GFSK)
Channel Spacing: 100kHz to 1.6MHz
Wireless M-Bus
IEEE802.15.4g (FEC not supported)



■Features

- Supported standard
 - ETSI EN 300 220(Europe)
 - EN 13757-4:2013(Wireless M-Bus)
 - RCR STD-30 (III and IV types)
 - ARIB STD-T67
- RF frequency: 315MHz to 510MHz supported
- Realized high resolution modulation by using fractional N type PLL direct modulation
- Modulation: 4GFSK/4GMSK, GFSK/GMSK, FSK/MSK (MSK is FSK at modulation index = 0.5)
- Data transmission rate: 1.2kbps to 100kbps
- Data encoding/decoding by HW: NRZ, Manchester, 3-out-of-6
- Data Whitening by HW
- Programmable channel filters
- Programmable frequency deviation function
- TX/RX data inverse function
- On-chip 24MHz oscillator circuit
- TCXO (24MHz) direct input supported
- Programmable oscillator's load capacitance
- On-chip low power RC oscillator to generate low speed clock
- Low speed clock adjustment function
- Frequency fine tuning function (using fractional N type PLL)
- Synchronous serial peripheral interface (SPI)
- On-chip TX PA : 100mW
- TX power fine tuning function ($\pm 0.2\text{dB}$)
- TX power automatic ramping control
- External TX PA control function
- RSSI indicator and threshold judgment function
- High speed carrier checking function
- AFC function (IF frequency automatic adjustment by Fractional N type PLL adjustment)
- Antenna diversity function
- Automatic Wake-up, auto SLEEP function (external RTC input or internal RC oscillator selectable)
- General purpose timer (2ch)
- Test pattern generator (PN9, CW, 01 pattern, ALL "1", ALL "0" output)
- Packet mode function
 - Wireless M-Bus packet format (Format A/B)
 - General purpose packet format (Format C)
 - Max. 255bytes (Format A/B), 2047bytes (Format C) packet length
 - TX FIFO (64bytes), RX FIFO (64bytes)
 - RX Preamble pattern detection (Max. 4bytes)
 - Automatic TX preamble length generation (Max. length 16383bytes)
 - SyncWord setting function (Max. 4bytes \times 2 type)
 - Program CRC function (CRC32/CRC16/CRC8 selectable, fully programmable polynomial)
 - Wireless M-Bus field checking function (C-field/M-field/A-field can be detected automatically)
 - * Proprietary packet format is possible depending on setting

- Supply voltage
3.3V to 3.6V (TX power 100mW mode)
- Operational temperature
-40°C to 85°C (guaranteed operation)
-30°C to 75°C (guaranteed RF characteristics)
- Current consumption
 - Deep sleep mode 0.1μA
 - Sleep mode 1 0.35μA (registers retained)
 - Sleep mode 2 0.9μA (Registers and FIFO retained, On-chip RC oscillator, WUT operation)
 - Idle mode 0.6mA
 - TX 100mW 90mA
 - RX 8.5mA
- Package
 - 32 pins WQFN (5mm × 5mm) P-WQFN32-0505-0.50
 - Lead free, RoHS compliance

■Description Convention

1) Numbers description

‘0xnn’ indicates hexa decimal. ‘0bnn’ indicates binary.

Example: 0x11= 17(decimal), 0b11= 3(decimal)

2) Registers description

[<register name>: B<Bank No> <register address>] register

Example: [RF_STATUS: B0 0x0B] register

Register name: RF_STATUS

Bank No: 0

Register address: 0x0B

3) Bit name description

<bit name> ([<register name>: B<Bank No> <register address>(<bit location>)])

Example: SET_TRX[3:0] ([RF_STATUS: B0 0x0B(3-0)])

Bit name: SET_TRX

Register name: RF_STATUS

Bank No: 0

Register address: 0x0B


Bit location: bit3 to bit0

4) In this document

“TX” stands for transmission.


“RX” stands for reception.

■Block Diagram



■PIN Configuration

32 pins WQFN



NOTE: GND pad in the middle of the LSI is reverse side (name:reversed side GND)

■PIN Definitions

Symbols

I	: Digital input
O	: Digital output
I _S	: Shmidt Trigger input
IO	: Digital input/output
I _A	: Analog input
O _A	: Analog output 1
O _{AH}	: Analog output 2
IO _A	: Analog input/output
O _{RF}	: RF output
V _{DDIO}	: I/O power supply
V _{DDRF}	: RF power supply
GND	: Ground

Definition in reset state

I	:	Digital input
O	:	Digital output
Hi-Z	:	High impedance

●RF and Analog Pins

Pin	Pin name	Reset state	I/O	Active Level	Function
20	PA_OUT	–	O _{RF}	–	RF antenna output
23	A_MON	Hi-Z	O _A	–	Temperature information output (*1)
24	LNA_P	–	I _A	–	RF antenna input
26	LP	–	IO _A	–	Pin for loop filter
28	IND1	–	IO _A	–	Pin for VCO tank1 inductor
30	IND2	–	IO _A	–	Pin for VCO tank inductor
31	VB_EXT	–	IO _A	–	Pin for smothing capacitor for internal bias

*1 This pin can be configured by [MON_CTRL:B0 0x4D] register, no signal assigned as default setting.

●SPI Interface Pins

Pin	Pin name	Reset state	I/O	Active Level	Function
12	SDO	Hi-Z	O	H or L or OD	SPI data output or DCLK (*1) * Open Drain output is selected in reset state. In case of using SDO as CMOS output, it needs to set SDO_OD([SPI_EXT_PA_CTRL: B0 0x53(7)]) to 0b0 before SPI read access.
13	SCLK	Hi-Z	I _S	P or N	SPI clock input
14	SCEN	Hi-Z	I _S	L	SPI chip enable L: enable H: disable
15	SDI	Hi-Z	I _S	H or L	SPI data input or DIO (*1)

*1 Please refer to the “DIO function”.

●Regulator Pins

Pin	Pin name	Reset state	I/O	Active Level	Function
2	VBG	–	O _{AH}	–	Pin for decoupling capacitor
3	REG_OUT	–	O _{AH}	–	Regulator1 ouput (typ. 1.5V)
4	REG_CORE	–	O _A	–	Regulator2 ouput (typ. 1.5V)
11	REGPDIN	I	I	H	Power down control pin for regulator Fix to “L” for nomal use. “H” is for deep sleep mode.
21	REG_PA	–	O _{AH}	–	Regulator output for PA block

●Miscellaneous Pins

Pin	Pin name	Reset state	I/O	Active Level	Function
5	XIN N.C.(*2)	I –	I _A –	P or N –	24MHz crystal pin1 (Note) In case of TCXO, it must be open.
6	XOUT TCXO(*2)	–	O _A I _A	P or N	24MHz crystal pin 2 or TCXO input
8	RESETN	I	I _S	L	Reset L: Hardware reset enable (Forcing reset state) H: Normal operation
10	EXT_CLK	Hi-Z	IO	P or N	Digital I/O (*3) Reset state: External PA control signal output.
16	GPIO0	Hi-Z	IO or OD(*1)	H or L	Digital GPIO (*4) Reset state: interrupt indication signal output
17	GPIO1	Hi-Z	IO or OD(*1)	H or L	Digital GPIO (*5) Reset state: clock output
18	ANT_SW/ GPIO2	Hi-Z	IO or OD(*1)	H or L	Digital GPIO (*6) Reset state: Antenna diversity selection control signal
19	TRX_SW/ GPIO3	Hi-Z	IO or OD(*1)	H or L	Digital GPIO (*7) Reset state: TX – RX selection signal control

(Note)

*1 OD is open drain output.

*2 In case of using TCXO, set TCXO_EN = 0b1. Please make sure only one of the register TCXO_EN, XTAL_EN is set to 0b1.

*3 Please refer to [EXTCLK_CTR: B0 0x52] register.

*4 Please refer to [GPIO0_CTRL: B0 0x4E] register.

*5 Please refer to [GPIO1_CTRL: B0 0x4F] register.

*6 Please refer to [GPIO2_CTRL: B0 0x50] register.

*7 Please refer to [GPIO3_CTRL: B0 0x51] register.

●Power Supply/GND Pins

Pin	Pin name	Reset state	I/O	Active Level	Function
1	VDD_REG	–	V _{DDIO}	–	Power supply pin for Regulator (input voltage: 1.8V to 3.3V)
9	VDDIO	–	V _{DDIO}	–	Power supply for digital I/O (input voltage: 1.8 to 3.6V)
22	VDD_PA	–	V _{DDIO}	–	Power supply for PA block (input voltage: 1.8 to 3.6V, depending on TX mode)
25	VDD_RF	–	V _{DDRF}	–	Power supply for RF blocks (REG_OUT is connected, typ. 1.5V)
27	VDD_CP	–	V _{DDRF}	–	Power supply for charge pump (REG_OUT is connected, typ. 1.5V)
32	VDD_VCO	–	V _{DDRF}	–	Power supply for VCO (REG_OUT is connected, typ. 1.5V)
29	GND_VCO	–	GND	–	GND for VCO

●Unused Pins Treatment

Unused pins treatment are as follows:

Unused pins treatment

Pin name	Pins number	Recommended treatment
N.C.	5	Open
N.C.	7	GND or Open
EXT_CLK	10	Open
A_MON	23	GND
GPIO0	16	Open
GPIO1	17	Open
GPIO2	18	Open
GPIO3	19	Open

(Note)

- *1 If input pins are high-impedance state and leave open, excess current could be drawn. Care must be taken that unused input pins and unused I/O pins should not be left open.
- *2 Upon reset, GPIO1 pin is CLK_OUT function. If this function is not used, the clock must to be disabled by setting 0b000 to GPIO1_IO_CFG[2:0] ([GPIO1_CTRL: B0 0x4F (2-0)]). If this pin is left open while outputting clock signal, it may affect RX sensitivity.

■ Electrical Characteristics

● Absolute Maximum Rating

Ta = -40°C to +85°C and GND = 0V is the typical condition if not defined specific condition.

item	symbol	condition	Rating	Unit
I/O Power supply	V _{DDIO}		-0.3 to +4.6	V
RF Power supply	V _{DDRF}		-0.3 to +2.0	V
RF input power	P _{RFI}	Antenna input in RX	0	dBm
RF output Voltage	V _{RFO}	PA_OUT(#20)	-0.3 to +7.5	V
Voltage on Analog Pins 1	V _A		-0.3 to +2.0	V
Voltage on Analog Pins 2	V _{AH}		-1.0 to +4.6	V
Voltage on Digital Pins	V _D		-0.3 to +4.6	V
Digital Input Current	ID _I		-10 to +10	mA
Digital Output Current	ID _O		-8 to +8	mA
Power Dissipation	P _d	Ta = +25°C	1.2	W
Storage Temperature	T _{stg}	-	-55 to +150	°C

●Recommended Operation Conditions

Item	Symbol	Condition	Min	Typ	Max	Unit
Power Supply (I/O)	VDDIO	VDDIO pin and VDD_REG pin (*1)	1.8	3.3	3.6	V
Power Supply (PA)	VDDPA	VDD_PA pin TX Power 100mW mode	3.3	–	3.6	V
		–	-40	+25	+85	°C
		Digital Input pins (*1)	–	–	20	ns
Digital Input Falling Time	TIF	Digital Input pins (*1)	–	–	20	ns
Digital Output Load	CDL	All Digital Output pins	–	–	20	pF
Master clock frequency (*2)	FMCK1	–	20	24	32	MHz
Master Clock Accuracy (*3)	ACMCK1	–	-30	–	+30	ppm
	ESR	–	–	–	80	ohm
TCXO Input Voltage	VTCXO	DC Cutoff TCXO Optionis selected	0.8	–	1.5	Vpp
SPI Clock Input Frequency	FSCLK	SCLK pin	0.032	–	16	MHz
SPI Clock Input Duty Cycle Ratio	DSCLK	SCLK pin	45	–	55	%
RF Frequency	FRF		315	–	510	MHz

*1 In the pin description, I or Is are specified as the I/O.

*2 Conforms to WirelessM-Bus mode-N/F only when using 24MHz.

*3 Indicating frequency deviation during TX-RX operation. In order to support various standards, please apply the frequency accuracy for each standard to meet the requirements.

Specification	Required accuracy
RCR STD-30 type III	±10 ppm
RCR STD-30 type IV	±4 ppm
Wireless M-Bus N mode	±1.5kHz(8.852ppm, 4.8kbps) ±2.0kHz(11.803ppm, 2.4kbps)
Wireless M-Bus F mode	±16 ppm

(Note) Below typical values are not taking individual LSI variations into consideration.

●Power Consumption

Item	Symbol	Condition	Min	Typ (*2)	Max	Unit
Power Consumption (*1)	IDD_DSLP	Deep Sleep mode (Not retaining registers, all function halt)	–	0.1	–	μA
	IDD_SLP1	Sleep mode 1 (*3)	–	0.35	–	μA
	IDD_SLP2	Sleep mode 2 (*3)	–	0.9	–	μA
	IDD_IDLE	Idle state (*5)	–	0.6	–	mA
	IDD_RX	RF RX state (*4) (*5)	–	8.5	–	mA
	IDD_TX100	RF TX state (100mW) (*4) (*5)	–	90	–	mA
	IDD_XTAL	X'tal osillator cirtcuit only	–	0.3	–	mA

*1 Power Consumption is sum of current consumption of all power supply pins.

*2 Typical value is centre value under condition of VDDIO = 3.3V, 25°C.

*3 The definition of each sleep state is shown in following table.

State	Register	FIFO	RC Osc. (32kHz)	Low clock timer
Sleep mode 1	Retain	Retain RX only	OFF	–
Sleep mode 2	Retain	Retain RX only	ON	ON

*4 The value under confition of data rate is 9.6kbps, RF Frequency is 426MHz, and using TCXO.

*5 When using X'tal osillator, I_{DD_XTAL} is added to power consumption except for Deep Sleep mode(I_{DD_DSLP}) and Sleep mode(I_{DD_SLP1}/I_{DD_SLP2}).

●DC Characteristics

Item	Symbol	Condition	Min	Typ	Max	Unit
Voltage Input High	VIH1	Digital Input pins	VDDIO * 0.75	–	–	V
	VIH2	XIN pin	1.35	–	–	V
Voltage Input Low	VIL1	Digital Input pins	–	–	VDDIO * 0.18	V
	VIL2	XIN pin	–	–	0.15	V
Schmit Trigger Threshold High Level	VT+	RESETN pin SDI, SCLK, SCEN pins EXT_CLK pin	–	–	VDDIO * 0.75	V
Schmit Trigger Threshold Low Level	VT-	RESETN pin SDI, SCLK, SCEN pins EXT_CLK pin	VDDIO * 0.18	–	–	V
Input Leakage Current	IiH1	Digital input pins	-1	–	1	μA
	IiH2	XIN pin	-0.3	–	0.3	μA
	IiL1	Digital input pins	-1	–	1	μA
	IiL2	XIN pin	-0.3	–	0.3	μA
Tri-state Output Leakage Current	IOZH	EXT_CLK, GPIO0-3 pins,	-1	–	1	μA
	IOZL	EXT_CLK, GPIO0-3 pins,	-1	–	1	μA
Voltage Output Level H	VOH	IOH = -4mA	VDDIO * 0.8	–	–	V
Voltage Output Level L	VOL	IOL = 4mA	–	–	0.3	V
Regulator Output Voltage	REGMAIN	REG_CORE pin, REG_OUT pin, applicable to all states except SLEEP state	1.4	–	1.6	V
	REGSUB	REG_CORE pin Sleep state	0.95	–	1.65	V
Pin Capacitance	CIN	Input pins	–	6	–	pF
	COUT	Output pins	–	9	–	pF
	CRFIO	RF inout pins	–	9	–	pF
	CAI	Analog input pins	–	9	–	pF

●RF Characteristics

Modulated Data Rate : 1.2kbps to 100kbps
 Modulation fomats : 2GFSK/2FSK/4GFSK/4FSK
 Channel spacing : Down to 12.5kHz

The measurement point is at antenna end specified in the recommended circuits.

[RF Frequency]

Item	Condition	Min	Typ	Max	Unit
RF frequency	LNA_P, PA_OUT pins non-division	315	-	510	MHz

(Note)

- 1)Frequency range can be adjusted from 315MHz to 510MHz by changing external components parameters.
- 2)If channel frequency is similar frequency range of Integral multiple of the master clock, it may not be able to use this mode. Please refer to the “Channel frequency setting” section for detail.

[TX characteristics]

Value is under condition of the master clock frequency = 24MHz (Typ.).

470MHz Band (315MHz to 510MHz), Ta = -30 to +75°C

Item	Condition	Min	Typ	Max	Unit
TX power	100mW (20dBm) adjustment	18.5	-	23	dBm
Programmable frequency deviation [Fdev] (*1)		0.025	-	400	kHz
Occupied bandwidth	99% power bandwidth, Pattern:PN9, Data rate:/9600bps, 3kHz deviation	8.5	-	11.8	kHz
Spurious emission	Harmonics +20dBm CW TX * With LC trap circuit	-	-	-36	dBm


*1. Depends on the master clock frequency.

[RX characteristics]

Value is under condition of the master clock frequency = 24MHz (Typ.).

470MHz Band (315MHz to 510MHz), Ta = -30 to +75°C

Item	Condition	Min	Typ	Max	Unit
Sensitivity	2.4kbps mode BER<1%, GFSK, ±1.68kHz deviation Within frequency offset ±2kHz Channel filter bandwidth = 10kHz	-	-120.0	-	dBm
	4.8kbps mode BER<1%, GFSK, ±1.68kHz deviation Within frequency offset ±1.5kHz Channel filter bandwidth = 10kHz	-	-119.5	-	
Adjacent channel rejection ratio	200kHz spacing, Ta = 25°C, 9.6kbps mode Undesire: CW	-	55	-	dB
Minimum Power detection level (ED value)	RFmin in RSSI characteristics diagram (*1) 2.4kbps, Channel filter band = 10kHz setting	-	-118	-	dBm
RSSI dynamic range	Dynamic range in RSSI characteristics diagram (*1)	-	80	-	dB
Spurious emission		-	-	-54	dBm



●RC Oscillator Characteristics


ML7345C has on-chip low speed RC oscillator.
For details, please refer to the “LSI State Transition Control/SLEEP setting” section.

Item	Symbol	Condition	Min	Typ	Max	Unit
RCOSC oscillation frequency	FRCOSC		27	-	38	kHz
RCOSC stable time	TRCOSC		-	-	100	ms

●SPI Interface Characteristics

Item	Symbol	Condition	Min	Typ	Max	Unit
SCLK clock frequency	FCLK	Load capacitance CL = 20pF	0.032	-	16	MHz
SCEN input setup time	TSCENSU		30	-	-	ns
SCEN input hold time	TSCENH		30	-	-	ns
SCLK high pulse width	TCLKH		28	-	-	ns
SCLK low pulse width	TCLKL		28	-	-	ns
SDI input setup time	TDISU		5	-	-	ns
SDI input hold time	TDIH		15	-	-	ns
SCEN negate period	TSCENNI		200	-	-	ns
SDO output delay time	TSDOLY		-	-	22	ns

(Note) All measurement condition for the timings are VDDIO * 20% level and VDDIO * 80% level.



●DIO Interface Characteristics


Item	Symbol	Condition	Min	Typ	Max	Unit
DIO input setup time	TDISU	Load capacitance CL = 20pF	1	–	–	μs
DIO input hold time	TDIH		0	–	–	ns
DIO output hold time	TDOH		20	–	–	ns
DCLK frequency accuracy (*1) (TX)	FDCLK_TX		-clock frequency deviation	–	+clock frequency deviation	kHz
DCLK frequency accuracy (*2) (RX)	FDCLK_RX		-30	–	+30	%
DCLK output duty ratio (TX)	DDCLK_TX		45	–	55	%
DCLKoutput duty ratio (RX)	DDCLK_RX		30	–	70	%

*1 If there is no decimal point generated in the TX data rate setting caluculation, (see [TX_RATE_H: B1 0x02]), master clock frequency deviation is max.and min.of TX DCLK frequency.

*2 Max.and min.of RX DCLK frequency indicates jitter of recovered clock from RX signal upon synchronization.

(Note)

All timing measurement conditions are VDDIO * 20% and VDDIO * 80%.



●Clock Output Characteristics

ML7345C has clock output function. Clock output can be controlled by DMON_SET([MON_CTRL: B0 0x4D(3-0)]) and [GPIO_n_CTRL: B0 0x4E-0x51] registers (n = 0 to 3). Upon reset, clock is output through GPIO1 pin.


Item	Symbol	Condition	Min	Typ	Max	Unit	
Clock output frequency	FCLKOUT	Load capacitance CL = 20pF	0.0059	–	24(*2)	MHz	
Clock output duty ratio (*1)	DCLKOUT		8MHz	33	–	67	%
			All conditions except above	48	–	52	%

*1 Duty cycle is High:Low = 1:2 , only when 8MHz is used. Please refer to [CLK_OUT: B1 0x01] register.

*2 Frequency when LOW_RATE_EN([CLK_SET2: 0x03(0)] = 0b0.

(Note)

All timing measurement conditions are V_{DDIO} * 20% and V_{DDIO} * 80%.




●Reset Characteristics

Item	Symbol	Condition	Min	Typ	Max	Unit
RESETN release delay time (power on period)	TRDL1	All power pins After Power On	0.5	–	–	ms
RESETN pulse period (start-up from V _{DDIO} = 0V)	TRPW1		0.5	–	–	ns
RESETN pulse period 2(*1) (start-up from V _{DDIO} ≠ 0V)	TRPW2		0.5	–	–	ms
RESETN input delay time	TRDL2	After V _{DDIO} > 1.8V	1	–	–	μs

(Note)

All timing measurement conditions are V_{DDIO} * 20% level and V_{DDIO} * 80% level.




(*1) When starting from V_{DDIO} ≠ 0V, a pulse must be sent to VRESETN after DDIO exceeds 1.8V.

●Deep Sleep Mode Characteristics

Item	Symbol	Condition	Min	Typ	Max	Unit
REGPDIN rising edge delay time	TRPFD	VDDIO = "H"	0	-	-	μs
REGPDIN assert time	TRPPLS	VDDIO = "H"	0.3	-	-	ms
REGPDIN release delay time	TRPRD	VDDIO = "H"	0.5	-	-	ms


(Note)
All timing measurement conditions are VDDIO * 20% and VDDIO * 80%.



●Power-On Characteristics

Item	Symbol	Condition	Min	Typ	Max	Unit
Power-ontime	TPWON	Power on state (all power pins)	-	-	5	ms

(Note)
All timing measurement conditions are VDDIO * 20% and VDDIO * 80%.




■Functional Description

●Host Interface

○Serial Peripheral Interface (SPI)

ML7345 has a SPI which supports slave mode. Host MCU can read/write to the ML7345 registers and on-chip FIFO using MCU clock. Single access mode and burst access mode are also supported.

[Single access mode timing chart]
In write operation, data will be stored into internal register at rising edge of clock which is capturing D0 data. During write operation, if setting SCEN line to “H”, the data will not be stored into register. For more details of SCEN invert perios, please refer to the “SPI interface characteristics”. After the internal clock is stabilized, the data will be written into the register in synchronization with the internal clcok.




[Burst access mode timing chart]

By maintaining SCEN line as “L”, Burst access mode will be active. By setting SCEN line to “H”, exiting from the burst access mode. During burst access mode, address will be automatically incremented. When SCEN line becomes “H” before Clock for D0 is input, data transaction will be aborted.


(Note)

If destination is [WR_TX_FIFO: B0 0x7C] or [RD_FIFO: B0 0x7F] register, address will not be incremented. And continuous FIFO access is possible.


[Write]



(Register write timing)



[Read]



•LSI State Transition Control

○LSI state transition instruction

State can be controlled from MCU by setting registers below.


State transition command	Instruction
TX_ON	SET_TRX ([RF_STATUS: B0 0x0B(3-0)]) = 0b1001
RX_ON	SET_TRX ([RF_STATUS: B0 0x0B(3-0)]) = 0b0110
TRX_OFF	SET_TRX ([RF_STATUS: B0 0x0B(3-0)]) = 0b1000
Force_TRX_OFF	SET_TRX ([RF_STATUS: B0 0x0B(3-0)]) = 0b0011
SLEEP	SLEEP_EN([SLEEP/WU_SET: B0 0x2D(0)]) = 0b1
VCO_CAL	VCO_CAL_START([VCO_CAL_START: B0 0x6F(0)]) = 0b1

State can be changed without command from MCU. If one of the following condition is met, state is changed automatically according to the following table. In order to enable these functions, the following registers must be programmed.

Function	Control bit name
Automatic TXON after FIFO write completion (AUTO_TX)	AUTO_TX_EN([RF_STATUS_CTRL: B0 0x0A(4)])
Automatic TXON during FIFO wrtie (FAST_TX)	FAST_TX_EN([RF_STATUS_CTRL: B0 0x0A(5)])
RF state setting after packet transmission completion	TXDONE_MODE([RF_STATUS_CTRL: B0 0x0A(1-0)])
RF state setting after packet reception completion	RXDONE_MODE([RF_STATUS_CTRL: B0 0x0A(3-2)])
Automatic RX_ON/TX_ON by Wake-up time	WAKEUP_MODE([SLEEP/WU_SET: B0 0x2D(6)]) WAKEUP_EN([SLEEP/WU_SET: B0 0x2D(4)])
Automatic VCO calibration after exit from SLEEP	AUTO_VCO_CAL_EN([VCO_CAL_START: B0 0x6F(4)])
Automatic SLEEP by Timer	WU_DURATION_EN([SLEEP/WU_SET: B0 0x2D(5)])
Automatic SLEEP by high speed carrier checking mode	FAST_DET_MODE_EN([CCA_CTRL: B0 0x39(3)])
Automatic TXON by high speed carrier checking mode	CCADONE_MODE([ED_CTRL: B0 0x41(6)])
Force_TRX_OFF after PLL unlock detection during TX	PLL_LD_EN([PLL_LOCK_DETECT: B1 0x0B(7)])

○State Diagram

Each state transition control is decribed in the follwing state diagram.



LSI state diagram

○SLEEP setting

DEEP_Sleep mode: Powers for all blocks except IO pins are turned off.

Sleep mode: Main regulator and 24MHz oscillation circuits are turned off. But sub-regulator is turned-on.

The following registers can be programmed to control SLEEP state.

Function	Control bit name
Power control	PDN_EN([SLEEP/WU_SET: B0 0x2D(1)])
Wake-up setting	WAKEUP_EN([SLEEP/WU_SET: B0 0x2D(4)])
Wake-up timer clock source setting	WUT_CLK_SOURCE([SLEEP/WU_SET: B0 0x2D(2)])
Internal RC oscillator control	RC32K_EN ([CLK_SET2: B0 0x03(3)])

Setting method and internal state for DEEP_SLEEP and various SLEEP modes are as follows:

SLEEP mode	Setting method	main regulator	Sub regulator	24MHz oscillator	RC oscillator	Low clock timer	TX FIFO
DEEP_SLEEP	RESETN pin = "L" REGPDIN pin = "H"	OFF	OFF	OFF	OFF	OFF	OFF
SLEEP1	[SLEEP/WU_SET: B0 0x2D(5-0)] = 0b00_0111 (*1) [CLK_SET2: B0 0x03(3)] = 0b0	OFF	ON	OFF	OFF	OFF	OFF
SLEEP2	[SLEEP/WU_SET: B0 0x2D(5-0)] = 0b11_0111 (*1) [CLK_SET2: B0 0x03(3)] = 0b1	OFF	ON	OFF	ON	ON	OFF

(*1) Please set proper value to [SLEEP/WU_SET: B0 0x2D(3)].

NOTE: Contents of registers are not kept during DEEP_SLEEP. Contents of registers are kept during SLEEP1 and SLEEP2. However, in SLEEP1 and SLEEP2 mode, contents of TX FIFO are not kept, because power to FIFO is turned off.

○Notes to set RF state

ML7345 is able to change the internal RF state transition autonomously (without commands from MCU) as well as RF state change commands from MCU. (please refer to the “LSI state transition instruction”). If both timing of operation (autonomous state and state change from MCU command) overlapped, unintentional RF state may occur. Timing of autonomous state RF change is described in the following table.

Care must be taken not to overlap the conditions.

Function	RF state change (before→after)	RF state transition timing (not from Host MCU command)	Recommended process	
Automatic TX	TRX_OFF/RX_ON →TX_ON	After TX data transfer completion interrupt occurs, { value [TX_RATE_H/L: B1 0x02/03]] * 2 / 24}[μs] period.	Write access to [RF_STATUS:B0 0x0B] is possible after RF state transition completion interrupt (INT[3] group1), or move to the state defined by GET_TRX ([RF_STATUS:B0 0x0B(7-4)]).	
FAST_TX mode		When FIFO write access exceed trigger level +1, { value [RX_RATE1_H/L:B1 0x04/05] * 5 / 24}[μs] period.		
RF state setting after TX completion	TX_ON→TRX_OFF	After TX completion interrupt (INT[16] group3), { value [TX_RATE_H/L:B1 0x02/03] * 2 / 24} [μs] period		
	TX_ON→RX_ON			
	TX_ON→SLEEP			
RF state setting after RX completion	RX_ON→TRX_OFF	After data RX completion interrupt (INT[8] group2, { value [RX_RATE1_H/L:B1 0x04/05] * 2 / 24}[μs] period	Write access to [RF_STATUS:B0 0x0B] and BANK2 is possible after VCO calibration completion interrupt (INY[1] group1).	
	RX_ON→TX_ON			
	RX_ON→SLEEP			
Wake-up timer	SLEEP→TX_ON	After wake-up timer completion interrupt (INT[6] group1), 1 clock cycle period defined by WUT_CLK_SET[3:0] ([WUT_CLK_SET:B0 0x2E (3-0)]).		Write access to [RF_STATUS:B0 0x0B] and BANK2 is possible after VCO calibration completion interrupt (INY[1] group1).
	SLEEP→RX_ON			
	SLEEP→VCO_CAL →TX_ON	After wake-up timer completion interrupt (INT[6]: group1), before VCO calibration completion interrupt (INT[1] group1).		
	SLEEP→VCO_CAL →RX_ON			
Continuous operation timer	TX_ON→SLEEP	After continuous operation timer completion, 1 clock cycle period defined by WUT_CLK_SET[3:0] ([WUT_CLK_SET:B0 0x2E (3-0)]).	Write access to [RF_STATUS:B0 0x0B] is possible after RF state transition completion interrupt (INT[3] group1), or move to the state defined by GET_TRX ([RF_STATUS:B0 0x0B(7-4)]).	
	RX_ON→SLEEP			
High speed carrier checking	RX_ON→SLEEP	After CCA completion interrupt, duration 6.3[μs].	Write access to [RF_STATUS:B0 0x0B] is possible 147μs after PLL unlock interrupt (INT[2] group1) detected.	
PLL unlock detection	TX_ON→TRX_OFF	After PLL unlock detection interrupt (INT[2] group1) occurs, duration 147[μs].		

●Packet Handling Function

○Packet format

ML7345 supports Wireless M-Bus frame FormatA/B, and Format C which is non Wireless M-Bus universal format. The following packet handling are supported in FIFO mode or DIO mode

- | | | |
|---|-----|---------------|
| 1) Preamble and SyncWord automatic insertion (TX) | --- | DIO/FIFO mode |
| 2) Preamble and SyncWord automatic detection (RX) | --- | DIO/FIFO mode |
| 3) Preamble and SyncWord automatic deletion (RX) | --- | DIO/FIFO mode |
| 4) CRC data insertion (TX) | --- | FIFO mode |
| 5) CRC check and error notification (RX) | --- | DIO/FIFO mode |

The following table shows control bits relative with the Packet format function.


Function	Control bit name
Packet formatsetting	PKT_FORMAT[1:0] ([PKT_CTRL1: B0 0x04(1-0)])
RX extended link layer mode disable	RX_EXTPKT_OFF ([PKT_CTRL1: B0 0x04(3)])
Data area bit order setting	DAT_LF_EN ([PKT_CTRL1: B0 0x04(4)])
Length area bit order setting	LEN_LF_EN ([PKT_CTRL1: B0 0x04(5)])
Extended link layer mode setting	EXT_PKT_MODE[1:0] ([PKT_CTRL1: B0 0x04(7-6)])
Length field setting	LENGTH_MODE ([PKT_CTRL2: B0 0x05(0)])

(1) Format A (Wireless M-Bus)

By setting PKT_FORMAT[1:0] ([PKT_CTRL1: B0 0x04(1-0)]) = 0b00, Wireless M-Bus Format A is selected.

Format A consists of 1st Block, 2nd Block and Optional Block(s). Each block has 2bytes of CRC. “L-field” (1st byte of 1st Block) indicates packet length, which includes subsequent user data bytes from “C-field”. However, CRC bytes and postamble are excluded. Depending on “L-field” value, 2nd Block and Optional Block(s) are added.

The following [] indicates register address [bank #, address].



*1: Each mode has different minimum value of n.

*2: Indicates TX FIFO data storage area size.

*3: Indicates RX FIFO data storage area size.


*4: When RXDIO_CTRL[1:0] ([DIO_SET: B0 0x0C(7-6)]) = 0b10, indicates DCLK/DIO output area.

Extended Link Layer Format

If “CI-field” (1st byte of 2nd Block) is set to 0x8C/0x8D/0x8E/0x8F, Extended Link Layer is applied. The packet format is as follows:

(a) CI-field = 0x8C

If use the extended format in TX, set EXT_PKT_MODE([PKT_CTRL1: B0 0x04(7-6)]) = 0b01 and EXT_PKT_MODE2([DATA_SET2: B0 0x08(7-6)]) = 0b00. If RX_EXTPKT_OFF([PKT_CTRL1: B0 0x04(3)]) = 0b0 is set for RX, it is automatically checked whether the RX packet format is the extended packet format. After that, process RX sequence if a result of the check is true.



*1: 1st Block is equal to Format A without “Extended Block”


*2: Indicates TX FIFO data storage area size.

*3: Indicates RX FIFO data storage area size.

*4: Indicates DCLK/DIO output area at RXDIO_CTRL[1:0] ([DIO_SET: B0 0x0C(7-6)]) = 0b10.

(b) CI-field = 0x8D

If use the extended format in TX, set EXT_PKT_MODE[PKT_CTRL1: B0 0x04(7-6))] = 0b10 and EXT_PKT_MODE2([DATA_SET2: B0 0x08(7-6)]) = 0b00. If RX_EXTPKT_OFF([PKT_CTRL1: B0 0x04(3)]) = 0b0 is set for RX, it is automatically checked whether the RX packet format is the extended packet format. After that, process RX sequence if a result of the check is true.




*1: 1st Block is equal to Format A without “Extended Block”

*2: Indicates TX FIFO data storage area size.

*3: Indicates RX FIFO data storage area size.


*4: Indicates DCLK/DIO output area at RXDIO_CTRL[1:0] ([DIO_SET: B0 0x0C(7-6)]) = 0b10.

(c) CI-field = 0x8E
If use the extended format in TX, set EXT_PKT_MODE[PKT_CTRL1: B0 0x04(7-6))] = 0b00 and EXT_PKT_MODE2([DATA_SET2: B0 0x08(7-6)]) = 0b01. If RX_EXTPKT_OFF([PKT_CTRL1: B0 0x04(3)]) = 0b0 is set for RX, it is automatically checked whether the RX packet format is the extended packet format. After that, process RX sequence if a result of the check is true.



*1: 1st Block is equal to Format A without “Extended Block”
*2: Indicates TX FIFO data storage area size.
*3: Indicates RX FIFO data storage area size.
*4: Indicates DCLK/DIO output area at RXDIO_CTRL[1:0] ([DIO_SET: B0 0x0C(7-6)]) = 0b10.

(d) CI-field = 0x8F
If use the extended format in TX, set EXT_PKT_MODE[PKT_CTRL1: B0 0x04(7-6)] = 0b00 and EXT_PKT_MODE2([DATA_SET2: B0 0x08(7-6)]) = 0b10. If RX_EXTPKT_OFF([PKT_CTRL1: B0 0x04(3)]) = 0b0 is set for RX, it is automatically checked whether the RX packet format is the extended packet format. After that, process RX sequence if the detection is true.




*1: 1st Block is equal to Format A without “Extended Block”
*2: Indicates TX FIFO data storage area size.
*3: Indicates RX FIFO data storage area size.
*4: Indicates DCLK/DIO output area at RXDIO_CTRL[1:0] ([DIO_SET: B0 0x0C(7-6)]) = 0b10.

(2) Format B (Wireless M-Bus)

By setting PKT_FORMAT([PKT_CTRL1: B0 0x04(1-0)]) = 0b01, Wireless M-Bus Format B is selected.

Format B consists of 1st Block, 2nd Block or Optional Block. Each block after 2nd Block has 2bytes of CRC. “L-field” indicates packet length, which includes subsequent user data bytes from “C-field”. However, unlike Format A, CRC bytes are included (Pastamble are excluded). Depending on “L-field” value, 2nd Block and Optional Block(s) are added.

The following [] indicates register address [bank #, address].



*1: Each mode has different minimum value of n.


*2: Indicates TX FIFO data storage area size.

*3: Indicates RX FIFO data storage area size.

*4: When RXDIO_CTRL[1:0] ([DIO_SET: B0 0x0C(7-6)]) = 0b10, indicating DCLK/DIO output area.

Extended Link Layer Format
 If “CI-field” (1st byte of 2nd Block) is set to 0x8C/0x8D/0x8E/0x8F, Extended Link Layer is applied. The packet format is as follows:


(a) CI-field = 0x8C
 If use the extended format in TX, set EXT_PKT_MODE[PKT_CTRL1: B0 0x04(7-6))] = 0b01 and EXT_PKT_MODE2([DATA_SET2: B0 0x08(7-6)]) = 0b00. If RX_EXTPKT_OFF([PKT_CTRL1: B0 0x04(3)]) = 0b0 is set for RX, it is automatically checked whether the RX packet format is the extended packet format. After that, process RX sequence if a result of the check is true.



*1: 1st Block is equal to Format B without “Extended Block”
 *2: Indicates TX FIFO data storage area size.
 *3: Indicates RX FIFO data storage area size.
 *4: Indicates DCLK/DIO output area at RXDIO_CTRL[1:0] ([DIO_SET: B0 0x0C(7-6)]) = 0b10.

(b) CI-field = 0x8D

If use the extended format in TX, set EXT_PKT_MODE[PKT_CTRL1: B0 0x04(7-6))] = 0b10 and EXT_PKT_MODE2([DATA_SET2: B0 0x08(7-6)]) = 0b00. If RX_EXTPKT_OFF([PKT_CTRL1: B0 0x04(3)]) = 0b0 is set for RX, it is automatically checked whether the RX packet format is the extended packet format. After that, process RX sequence if a result of the check is true.




*1: 1st Block is equal to Format B without “Extended Block”

*2: Indicates TX FIFO data storage area size.

*3: Indicates RX FIFO data storage area size.


*4: Indicates DCLK/DIO output area at RXDIO_CTRL[1:0] ([DIO_SET: B0 0x0C(7-6)]) = 0b10.

(c) CI-field = 0x8E
If use the extended format in TX, set EXT_PKT_MODE[PKT_CTRL1: B0 0x04(7-6))] = 0b00 and EXT_PKT_MODE2([DATA_SET2: B0 0x08(7-6)]) = 0b01. If RX_EXTPKT_OFF([PKT_CTRL1: B0 0x04(3)]) = 0b0 is set for RX, it is automatically checked whether the RX packet format is the extended packet format. After that, process RX sequence if a result of the check is true.



*1: 1st Block is equal to Format B without “Extended Block”
*2: Indicates TX FIFO data storage area size.
*3: Indicates RX FIFO data storage area size.
*4: Indicates DCLK/DIO output area at RXDIO_CTRL[1:0] ([DIO_SET: B0 0x0C(7-6)]) = 0b10.

(d) CI-field = 0x8F
If use the extended format in TX, set EXT_PKT_MODE[PKT_CTRL1: B0 0x04(7-6))] = 0b00 and EXT_PKT_MODE2([DATA_SET2: B0 0x08(7-6)]) = 0b10. If RX_EXTPKT_OFF([PKT_CTRL1: B0 0x04(3)]) = 0b0 is set for RX, it is automatically checked whether the RX packet format is the extended packet format. After that, process the RX sequence if the detection is true.




*1: 1st Block is equal to Format B without “Extended Block”
*2: Indicates TX FIFO data storage area size.
*3: Indicates RX FIFO data storage area size.
*4: Indicates DCLK/DIO output area at RXDIO_CTRL[1:0] ([DIO_SET: B0 0x0C(7-6)]) = 0b10.

(3) Format C (non Wireless M-Bus, general purpose format)

By setting PKT_FORMAT([PKT_CTRL1: B0 0x04(1-0)]) = 0b10, Format C, which is non Wireless M-Bus format, is selected. Format C consists of 1st Block only, which has 2bytes of CRC. “L-field” indicates packet length, which includes subsequent user data bytes, including CRC bytes. The length of “L-field” is defined by LENGTH_MODE([PKT_CTRL2:B0 0x5(0)]. Data Whitening function is supported.

The following [] indicates register address [bank #, address].



*1 Preamble length (n) is programmable by [TXPR_LEN_H/L: B0 0x42/43] registers.
*2 Indicates TX FIFO data storage area size.
*3 Indicates RX FIFO data storage area size.
*4 When RXDIO_CTRL ([DIO_SET: B0 0x0C(7-6)]) = 0b10, indicating DCLK/DIO output area.

○CRC function

ML7345 has CRC32,CRC16 and CRC8 function. CRC is calculated and appended to TX data. CRC is checked for RX data. The following modes are used for automatic CRC function.

- FIFO mode: RXDIO_CTRL ([DIO_SET: B0 0x0C(7-6)]) = 0b00
- DIO mode: RXDIO_CTRL ([DIO_SET: B0 0x0C(7-6)]) = 0b11

Function	Control bit name / Register
TX CRC setting	TX_CRC_EN([PKT_CTRL2: B0 0x05(2)])
RX CRC setting	RX_CRC_EN([PKT_CTRL2: B0 0x05(3)])
CRC length setting	CRC_LEN([PKT_CTRL2: B0 0x05(5-4)])
CRC complement value OFF setting	CRC_COMP_OFF([PKT_CTRL2: B0 0x05(6)])
CRC polynomial setting	[CRC_POLY3/2/1/0: B1 0x16/17/18/19] registers
CRC error status	[CRC_ERR_H/M/L: B0 0x13/14/15] registers


Any CRC polynomials for CRC32/CRC16/CRC8 can be specified. Reset value is as follows:

CRC16 polynomial = $x^{16} + x^{13} + x^{12} + x^{11} + x^{10} + x^8 + x^6 + x^5 + x^2 + 1$ (reset value)

(Note) CRC result data can be inverted by CRC complement value OFF setting,.

CRC data will be generated by the following circuits. By programming [CRC_POLY3/2/1/0] registers, any CRC polynomials can be supported. Generated CRC will be transfer from the left most bit (S15). If data length is shorter than CRC length (3bytes of CRC32 only), data “0”s will be added for CRC calculation. CRC check result is stored in [CRC_ERR_H/M/L] registers.

Unlike Format C, Format A/B can include multiple CRC fields in one packet. For multiple CRCs check results, CRC value closest to L-field will be stored in CRC_ERR[0] ([CRC_ERR_L:B0 0x15(0)]). Subsequent bit will be stored in CRC_ERR from MSB order.



(Note) ⊕ :exclusive OR

CRC polynomial circuits

General CRC polynomial can be programmed by below [CRC_POLY3/2/1/0] register setting. CRC length can be set by CRC_LEN.


CRC polynomial		[CRC_POLY3/2/1/0]			
		(B1 0x16)	(B1 0x17)	(B1 0x18)	(B1 0x19)
CRC8	$x^8 + x^2 + x + 1$	0x00	0x00	0x00	0x03
CRC16	$x^{16} + x^{12} + x^5 + 1$	0x00	0x00	0x08	0x10
	$x^{16} + x^{15} + x^2 + 1$	0x00	0x00	0x40	0x02
	$x^{16} + x^{13} + x^{12} + x^{11} + x^{10} + x^8 + x^6 + x^5 + x^2 + 1$	0x00	0x00	0x1E	0xB2
CRC32	$x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$	0x02	0x60	0x8E	0xDB

○Data Whitening function (non Wireless M-Bus standard)

ML7345 supports Data Whitening function. In packet format A/B, subsequent data followed by C-field can be processed Data Whitening. In packet format C, Data Whitening is applied from data field. Data generated by the following 9bits pseudo random sequence (PN9) will be “XOR” with TX data (encoded data if Manchester or 3-out-of-6 coding is selected) before transmission. Initialization value of the PN9 generation shift register can be defined by [WHT_INIT_H/L: B1 0x64/65] registers. PN9 polynomial can be programmed with [WHT_CFG: B1 0x66] register.

Function	Control bit name
Data Whiteing setting enable	WHT_SET ([DATA_SET2: B0 0x08(0)])
Data Whiteing iniiaztion value	WHT_INIT[8:0] ([WHT_INIT_H/L: B1 0x64(0)/65(7-0)])
Whitening polynomia	WHT_CFG[7:0] ([WHT_CFG: B1 0x66(7-0)])

In order to make feedback from S1 register, setting 0b1 to WHT_CFG0 ([WHT_CFG: B1 0x66(0)]). Similaly in order to make feedback from S2 register, setting 0b1 to WHT_CFG1 ([WHT_CFG: B1 0x66(1)]). Other bits of [WHT_CFG: B1 0x66] register has same function. Two or more bits can be also set to 0b1. Therefore any type of PN9 polinomial can be programmed.



(Note) ⊕ :exclusive OR

Whitening data generation circuits
(generator polynomial: $x^9 + x^5 + 1$)

General PN9 polynomial can be defined by [WHT_CFG].

PN9 polynomial	WHT_CFG[7:0] [WHT_CFG: B1 0x66]
$x^9 + x^4 + 1$	0x08
$x^9 + x^5 + 1$	0x10

○SyncWord detection function

ML7345 supports automatic SyncWord recognition function. By having two sets of SyncWord pattern storage area, it is possible to detect two different packet format (Format A/B) which are defined by Wireless M-Bus. (For details, please refer to Wireless M-Bus standard) Receiving packet format is indicated by SW_DET_RSLT([STM_STATE:B0 0x77(5)]). In Format C, it is possible to search for two SyncWords but detected result is not indicated.

1) TX

SyncWord pattern defined by SYNCWORD_SEL ([DATA_SET2: B0 0x08(4)]) will be selected. SyncWord length for TX is defined by SYNC_WORD_LEN[5:0] ([SYNC_WORD_LEN: B1 0x25(5-0)]). From high bit of each SyncWord pattern will be transmitted.

SYNCWORD_SEL	TX SyncWord pattern
0	SYNC_WORD1[31:0] ([SYNCWORD1_SET3/2/1/0: B1 0x27/28/29/2A])
1	SYNC_WORD2[31:0] ([SYNCWORD2_SET3/2/1/0: B1 0x2B/2C/2D/2E])

Example) SyncWord patten and SyncWord length

If the follwing registers are programmed, from higher bit of SYNC_WORD1[17:0] will be transmitted sequentially.

[SYNC_WORD_LEN: B1 0x25] = 0x12

SYNCWORD_SEL ([DATA_SET2: B0 0x08(4)]) = 0b0

If the following registers are programmed, from higher bit of SYNC_WORD2[23:0] will be transmitted sequentially.

[SYNC_WORD_LEN: B1 0x25] = 0x18

SYNCWORD_SEL ([DATA_SET2: B0 0x08(4)]) = 0b1

2) RX

By setting SYNCWORD_SEL and 2SW_DET_EN ([DATA_SET2: B0 0x08(4,3)]), one SyncWord pattern waiting or two SyncWord patterns waiting can be selected as follows: Packet format automatic detection is valid if 2SW_DET_EN = 0b1 and Format A or Fromat B is selected by PKT_FORMAT[1:0] ([PKT_CTRL1:B0 0x04(1-0)]).

2SW_DET_EN	SYNCWORD_SEL	SyncWord pattern During Sync Detection	SyncWord Detection operation	Automatic packet format detection	Data process after SyncWord
0	0	SYNC_WORD1[31:0]	Waiting for 1 pattern	no	Process according to each Format setting
0	1	SYNC_WORD2[31:0]	Waiting for 1 pattern	no	Process according to each Format setting
1	–	SYNC_WORD1[31:0] SYNC_WORD2[31:0]	Waiting for 2 patterns	yes	[Format A or Format B setting] If matched with SYNC_WORD1, then process as Format A. If matched with SYNC_WORD2, then process as Format B. [Format C setting] Process as Format C

Length of SyncWord pattern can be defined by SYNC_WORD_LEN[5:0] ([SYNC_WORD_LEN: B1 0x25(5-0)]). In this case, SyncWord pattern defined by the length from low bit of SYNC_WORD1[31:0] or SYNC_WORD2[31:0] will be the pattern for checking.

Example) SyncWord length

If the following registers are set, 18bits of SYNC_WORD1[17:0] or SYNC_WORD2[17:0] will be reference pattern for the SyncWord detection. Higher bits (bit31-18) are not checked.

[SYNC_WORD_LEN: B1 0x25] = 0x12

[SYNC_WORD_EN: B1 0x26] = 0x0F

32bits SyncWord pattern can be controlled by enabling/disabling by each 8bits, when receiving SyncWord. The following table describes enable/disable control and SyncWord pattern.

[SYNC_WORD_EN] (B1 0x26)	SYNC_WORD*				SyncWord detection operation
	[31:24]	[23:16]	[15:8]	[7:0]	
0000					prohibited
0001	D.C.(*1)			ON	Only [7:0] are valid. Upon [7:0] detection, SyncWord detection.
0010	D.C.		ON	D.C.	Only [15:8] are valid. Upon [7:0] detection, SyncWord detection.
0011	D.C.		ON	ON	[15:0] are valid. Upon [7:0] detection, SyncWord detection.
0100	D.C.	ON	D.C.		Only [23:16] are valid. Upon [7:0] detection, SyncWord detection.
0101	D.C.	ON	D.C.	ON	[23:16] and [7:0] are valid. Upon [7:0] detection, SyncWord detection.
0110	D.C.	ON	ON	D.C.	[23:8] are valid. Upon [7:0] detection, SyncWord detection.
0111	D.C.	ON	ON	ON	[23:0] are valid. Upon [7:0] detection, SyncWord detection.
1000	ON	D.C.			Only [31:24] are valid. Upon [7:0] detection, SyncWord detection.
1001	ON	D.C.		ON	[31:24] and [7:0] are valid. Upon [7:0] detection, SyncWord detection.
1010	ON	D.C.	ON	D.C.	[31:24] and [15:8] are valid. Upon [7:0] detection, SyncWord detection.
1011	ON	D.C.	ON	ON	[31:24] and [15:0] are valid. Upon [7:0] detection, SyncWord detection.
1100	ON	ON	D.C.		[31:16] are valid. Upon [7:0] detection, SyncWord detection.
1101	ON	ON	D.C.	ON	[31:16] and [7:0] are valid. Upon [7:0] detection, SyncWord detection.
1110	ON	ON	ON	D.C.	[31:8] are valid. Upon [7:0] detection, SyncWord detection.
1111	ON	ON	ON	ON	Whole [31:0] are valid. Upon [7:0] detection, SyncWord detection.

*1 D.C. stands for Don't Care.

*2 Preamble pattern can be added to the SyncWord detection conditions by RXPR_LEN[5:0]([SYNC_CONDITION1: B0 0x45(5-0)]).

Field check function


ML7345 has the function of comparing the 9bytes following L-field (Format A/B: start from C-field, Format C: start from Data-field) in a receiving packet. Based on comparison with the expected data, possible to generate interrupts (Field check function). Field check can be possible with the following register setting. When using this function, RXDIO_CTRL[1:0] ([DIO_SET:B0 0x0C(7-6)]) = 0b00 (FIFO mode) or 0b11 (data output mode 2) setting is required.

Function	Register
RX data process setting when Field check unmatched	[C_CHECK_CTRL: B0 0x1B(7)]
Field check interrupt setting	[C_CHECK_CTRL: B0 0x1B(6)]
C-field detection enable setting	[C_CHECK_CTRL: B0 0x1B(4-0)]
M-field detection enable setting	[M_CHECK_CTRL: B0 0x1C(3-0)]
A-field detection enable setting	[A_CHECK_CTRL: B0 0x1D(5-0)]
C-field code setting	[C_FIELD_CODE1: B0 0x1E] [C_FIELD_CODE2: B0 0x1F] [C_FIELD_CODE3: B0 0x20] [C_FIELD_CODE4: B0 0x21] [C_FIELD_CODE5: B0 0x22]
M-field code setting	[M_FIELD_CODE1: B0 0x23] [M_FIELD_CODE2: B0 0x24] [M_FIELD_CODE3: B0 0x25] [M_FIELD_CODE4: B0 0x26]
A-field code setting	[A_FIELD_CODE1: B0 0x27] [A_FIELD_CODE2: B0 0x28] [A_FIELD_CODE3: B0 0x29] [A_FIELD_CODE4: B0 0x2A] [A_FIELD_CODE5: B0 0x2B] [A_FIELD_CODE6: B0 0x2C]

The following describes the relation between each comparison code and incoming RX data.

[Format A/B(Wireless M-Bus)]


Field check can be controlled by setting disabled/enabled for each comparison code (1byte). If all specified Field data (C-field/M-field/A-field) are matched, Field checking matching will be notified. However, if C-field data and C_FIELD_CODE5 are matched, even if other Field data (M-field/A-field) are not matched, Field check result will be notified as “match”.



Check Field	Comaprison Code	Conditions for match
C-field	C_FIELD_CODE1 or C_FIELD_CODE2 or C_FIELD_CODE3 or C_FIELD_CODE4 or C_FIELD_CODE5	If one of the 5 comparison code is matched
M-field 1 st byte	M_FIELD_CODE1 or M_FIELD_CODE2	If one of the 2 comparison code is matched.
M-field 2 nd byte	M_FIELD_CODE3 or M_FIELD_CODE4	If one of the 2 comparison code is matched.
A-field	A_FIELD_CODE1/2/3/4/5/6	If comparison codes are matched.

[Format C]

Field check can be controlled by setting disabled/enabled for each comaprison code (1byte). If all specified Field data (specified table below) are matched, Field checking matching will be notified. However, if 1st byte of Data field and C_FIELD_CODE5 are matched, even if other Field data(from 2nd byte of Data field to 9th byte of Data field) are not matched, Field check result will be notified as “match”.



Check Field	Comparison Code	Conditions for match
Data-field 1 st byte	C_FIELD_CODE1 or C_FIELD_CODE2 or C_FIELD_CODE3 or C_FIELD_CODE4 or C_FIELD_CODE5	If one of the 5 comparison code is matched
Data-field 2 nd byte	M_FIELD_CODE1 or M_FIELD_CODE2	If one of the 2 comparison code is matched.
Data-field 3 rd byte	M_FIELD_CODE3 or M_FIELD_CODE4	If one of the 2 comparison code is matched.
Data-field 4 th byte	A_FIELD_CODE1	If comparison code is matched.
Data-field 5 th byte	A_FIELD_CODE2	If comparison code is matched.
Data-field 6 th byte	A_FIELD_CODE3	If comparison code is matched.
Data-field 7 th byte	A_FIELD_CODE4	If comparison code is matched.
Data-field 8 th byte	A_FIELD_CODE5	If comparison code is matched.
Data-field 9 th byte	A_FIELD_CODE6	If comparison code is matched.

- Packet processing as a result of Field checking

By setting CA_RXD_CLR ([C_CHECK_CTRL: B0 0x1B(7)]) = 0b1, if the result of Field check is unmatched, data packet will be aborted and wait for next packet data.

- Storing number of unmatched packets

Unmatched packets can be counted up to max. 2047 packets and result are stored in [ADDR_CHK_CTR_H: B1 0x62] and [ADDR_CHK_CTR_L: B1 0x63]. This count value can be cleared by STATE_CLR4 ([STATE_CLR: B0 0x16(4)]).

○FIFO control function

ML7345 has on-chip TX_FIFO(64bytes) and RX_FIFO(64bytes). As TX/RX_FIFO do not support multiple packets, packet should be processed one by one. If RX_FIFO keeps RX packet and next RX packet is received, RX_FIFO will be overwritten. It applies to TX_FIFO as well. However TX_FIFO access error interrupt (INT[20] group3) will be generated. When receiving, RX data is stored in FIFO (byte by byte) and the host MCU will read RX data through SPI. When transmitting, host MCU write TX data to TX_FIFO through SPI and transmitting through RF.

Writing or reading to FIFO is through SPI with burst access. TX data is written to [WR_TX_FIFO: B0 0x7C] register. RX data is read from [RD_FIFO: B0 0x7F] register. Continuous access increments internal FIFO counter automatically. If FIFO access is suspended during write or read operation, address will be kept until the packet will be process again. Therefore, when resuming FIFO access, next data will be resumed from the suspended address.

FIFO control register are as follows:

Function	Register
TX FIFO Full level setting	[TXFIFO_THRH: B0 0x17]
TX FIFO Empty level setting	[TXFIFO_THRL: B0 0x18]
RX FIFO Full level setting	[RXFIFO_THRH: B0 0x19]
RX FIFO Empty level setting	[RXFIFO_THRL: B0 0x1A]
FIFO readout setting	[FIFO_SET: B0 0x78]
RX FIFO data usafe status indication	[RX_FIFO_LAST: B0 0x79]
TX packet Length setting	[TX_PKT_LEN_H/L: B0 0x7A/7B]
RX packet Length setting	[RX_PKT_LEN_H/L: B0 0x7D/7E]
TX FIFO	[WR_TX_FIFO: B0 0x7C]
FIFO read	[RD_FIFO: B0 0x7F]

TX – RX procedure using FIFO are as follows:

[TX]

- TX data L-field value is set to [TX_PKT_LEN_H: B0 0x7A], [TX_PKT_LEN_L: B0 0x7B] register. If Length is 1 byte, [TX_PKT_LEN_L] register will be transmitted.
Length can be set to LENGTH_MODE([PKT_CTRL2: B0 0x05(0)]).
- TX data is written to [WR_TX_FIFO:B0 0x7C] register.

(Note)

- If TX_FIFO write sequence is aborted during transmission, STATE_CLR0 [STATE_CLR:B0 0x16(0)] (TX FIFO pointer clear) must be issued. Otherwise data pointer is kept in the LSI and the next packet is not processed properly. For example, TX_FIFO access error interrupt (INT[20] group3) is generated. This interrupt can be generated when the next packet data is writren to the TX_FIFO before transmitting previous packet data or TX_FIFO overrun (FIFO is written when no TX_FIFO space) or underrun (attempt to transmit when TX_FIFO is empty)
- Depending on the packet format, TX data Length value is different.
Format A: Length includes data area excluding L-field and CRC data.
Format B: Length includes data area excluding L-field.
Format C: Length includes data area excluding L-field.

[RX]

- L-field (Length) is read from [RX_PKT_LEN_H: B0 0x7D], [RX_PKT_LEN_L: B0 0x7E] registers.
- Reading RX data from RX_FIFO. When reading from RX_FIFO, set FIFO_R_SEL([FIFO_SET: B0 0x78(0)]) = 0b0. If FIFO_R_SEL = 0b1 , TX_FIFO will be selected. Data usage value of RX_FIFO is indicated by [RX_FIFO_LAST: B0 0x79] register.

(Note)


- If reading FIFO data is terminated before reading all data, STATE_CLR1 [STATE_CLR: B0 0x16(1)] (RX FIFO pointer clear) must be issued. Otherwise If RX_FIFO is not cleared, the pointer controlling FIFO data keeps the same status. Next RX data will not be processed in the FIFO properly.
For example, when RX_FIFO access error interrupt (INT[12] group2) is generated. This interrupt occurs when RX_FIFO overrun (data received when no space in RX_FIFO) or underrun (reading empty RX_FIFO).
- If 1 packet data is kept in the RX_FIFO, next RX data will be overwritten.

IF TX/RX pack is larger than FIFO size, FIFO access can be controlled by FIFO-Full trigger or FIFO-Empty trigger.

(1) TX FIFO usage notification function

This function is to notice TX_FIFO usage to the MCU using interrupt (SINTN). If TX_FIFO usage (un-transmitted data in TX_FIFO) exceed the Full level threshold set by [TXFIFO_THRH: B0 0x17] register, interrupt will generate as FIFO-full interrupt (INT[5] group1). If TX_FIFO usage is smaller than Empty level threshold set by [TXFIFO_THRL: B0 0x18] register, FIFO-Empty interrupt will generate as FIFO-Empty interrupt (INT[4] group1). Interrupt signal (SINTN) can be output from GPIO* or EXT_CLK pin.

For output setting, please refer to [GPIO1_CTRL: B0 0x4E], [GPIO1_CTRL: B0 0x4F], [GPIO2_CTRL: B0 0x50], [GPIO3_CTRL: B0 0x51], [EXTCLK_CTRL: B0 0x52] registers for output setting.




(Note)

1. Should not set [TXFIFO_THRH] and [TXFIFO_THRL] to a same level. Set them as satisfying the condition [TXFIFO_THRH] > [TXFIFO_THRL].
2. The internal state of "Full detected" is cleared when the FIFO usage becomes "Full trigger ([TXFIFO_THRH])" > "FIFO usage". After that, the FIFO can detect the next Full trigger. Note that the above clear condition may be met during FIFO write, and the Full trigger may be detected again immediately. This depends on the timing of reading TX data (PHY) and writing data to the FIFO via SPI. To avoid such a case, disable the trigger after the Full trigger is detected, and enable again after the FIFO read is completed.
3. The internal state of "Empty detected" is cleared when the FIFO usage becomes "FIFO usage" ≥ "Empty trigger ([TXFIFO_THRL])". After that, the FIFO can detect the next Empty trigger. Note that the above clear condition may be met during FIFO write, and the Empty trigger may be detected again immediately. This depends on the timing of reading TX data (PHY) and writing data to the FIFO via SPI. To avoid such a case, disable the trigger after the Empty trigger is detected, and enable again after the FIFO read is completed.

(2) RX FIFO usage notification function

This function is to notify RX_FIFO usage amount by using interrupt (SINTN) to the MCU. If RX_FIFO usage (un-read data in RX_FIFO) exceed Full level threshold defined by [RXFIFO_THRH: B0 0x19] register, interrupt will generate as FIFO-Full interrupt (INT[5] group1). After MCU read RX data from RX_FIFO, un-read amount become smaller than Empty level threshold defined by [RXFIFO_THRL: B0 0x1A] register, interrupt will generated as FIFO-Empty (INT[4] group1). Interrupt signal (SINTN) can be output from GPIO* or EXT_CLK.

For output setting, please refer to [GPIO1_CTRL: B0 0x4E], [GPIO1_CTRL: B0 0x4F], [GPIO2_CTRL: B0 0x50], [GPIO3_CTRL: B0 0x51], [EXTCLK_CTRL: B0 0x52] registers.



(Note)

1. Should not set [RXFIFO_THRH] and [RXFIFO_THRL] to a same level. Set them as satisfying the condition [RXFIFO_THRH] > [RXFIFO_THRL].
2. The internal state of "Full detected" is cleared when the FIFO usage becomes "Full trigger ([RXFIFO_THRH])" > "FIFO usage". After that, the FIFO can detect the next Full trigger. Note that the above clear condition may be met during FIFO read, and the Full trigger may be detected again immediately. This depends on the timing of writing RX data (PHY) and reading data of the FIFO via SPI. To avoid such a case, make the trigger level setting disabled after the Full trigger is detected, and make it enabled again after the FIFO read is completed.
3. The internal state of "Empty detected" is cleared when the FIFO usage becomes \geq "Empty trigger ([RXFIFO_THRL])", allowing the next Empty trigger to be detected. Note that the above clear condition may be met during FIFO read, and the Empty trigger may be detected, depending on the timing of writing RX data (PHY) and FIFO read through SPI. To avoid such a case, make the trigger level setting disabled after the Empty trigger is detected, and make it enabled again after the FIFO read is completed.
4. This function is valid during data receiving. FIFO-Empty interrupt does not occur after RX completion.

○DIO function

Using GPIO0-3, EXT_CLK or SDI/SDO pins, TX/RX data can be input/output. Pins can be configured by [GPIO*_CTRL: B0 0x4E/0x4F/0x50/0x51], [EXTCLK_CTRL: B0 0x52] and [SPI/EXT_PA_CTRL: B0 0x53] registers.

Data format for TX/RX are as follows:

- TX --- TX data (NRZ or Manchester/3-out-of-6 coding) will be input.
- RX --- pre-decoded RX data or decoded RX data will be output. (selectable by [DIO_SET: B0 0x0C] register)

DIO function registers are as follows:


Function	Registers
DIO RX data output start setting	[DIO_SET: B0 0x0C(0)]
DIO RX completion setting	[DIO_SET: B0 0x0C(2)]
TX DIO mode setting	[DIO_SET: B0 0x0C(5-4)]
RX DIO mode setting	[DIO_SET: B0 0x0C(7-6)]

(1) In case of using GPIO*, EXT_CLK pins

If GPIO0-3 or EXT_CLK pins are used as DCLK/DIO, DCLK/DIO should be controlled as follow. (below DIO/DCLK vertical line part indicate output or input period)


[TX]

- i) Continuous input mode (from host)
 - Set TXDIO_CTRL[1:0] ([DIO_SET: B0 0x0C(5-4)]) = 0b01.
 - After TX_ON(SET_TRX[3:0]([RF_STATUS: B0 0x0B(3-0)]) = 0x9), DCLK is output continuously. At falling edge of DCLK, TX data is input from DIO pin. TX data must be encoded data.



(Note) For details of timing, please refer to the “TX” in the “Timing Chart”.

- ii) Data input mode (from host)
 - Set TXDIO_CTRL[1:0] ([DIO_SET: B0 0x0C(5-4)]) = 0b10.
 - After TX_ON, DCLK is output during data input period after SyncWord. TX data is input at falling edge of DCLK through DIO input. Encoded TX data must be transferred from the host. Preamble and SyncWordis generated automatically according to the registers setting.



Preamble can be set by PB_PAT([DATA_SET1: B0 0x07(7)]) and TXPR_LEN[15:0] ([TXPR_LEN_H/L: B0 0x42/43]).


SyncWord can be set by SYNCWORD_SEL([DATA_SET1: B0 0x08(4)], SYNCWORD_LEN[5:0] ([SYNC_WORD_LEN: 1 0x25(5-0)]), SYNC_WORD_EN* ([SYNC_WORD_EN: B1 0x26(3-0)]), SYNC_WORD1[31:0] ([SYNCWORD1_SET3/2/1/0: B1 0x27/28/29/2A]), SYNC_WORD2[31:0] ([SYNCWORD2_SET3/2/1/0: B1 0x2B/2C/2D/2E]).

[RX]

i) Continuous output mode (to host)

Set RXDIO_CTRL[1:0] ([DIO_SET: B0 0x0C(7-6)]) = 0b01.

After RX_ON(SET_TRX[3:0] ([RF_STATUS: B0 0x0B(3-0)]) = 0x6), DCLK is output continuously. RX data (demodulated data) is output from DIO pin at falling edge of DCLK. RX data is not stored in RX_FIFO.




(Note) For details of timing, please refer to the “RX” in the “Timing Chart”.

ii) Data output mode 1 (to host)

Set RXDIO_CTRL[1:0] ([DIO_SET: B0 0x0C(7-6)]) = 0b10.


After SyncWord detection, RX data is buffered in RX_FIFO. RX data buffering will continue until RX sync signal (SYNC) becomes “L”. By setting DIO_START ([DIO_SET: B0 0x0C(0)]) = 0b1, top data of buffered data will be output through DIO interface (DIO/DCLK). (RX data is output at falling edge of DCLK). However, if DIO_START setting is done after 64byte timing, the top byte will be over written. If all buffered data is output until SYNC becomes “L”, RX completion interrupt (INT[8] group 2) will be generated. After RX completion, ready to receive next packet.




(Note)

1. RX data buffering in RX_FIFO is accessed byte by byte. DIO_START should be issued after 1byte access time upon SyncWord detection.
2. This mode does not process L-field. Field checking function is not supported.

If DIO_START is issued before SyncWord detection, data is not buffered in RX_FIFO and RX data after SyncWord detection will be output at falling edge of DCLK . In order to complete RX before SYNC becomes “L”, DIO RX completion setting (DIO_RX_COMPLETE([DIO_SET: B0 0x0C(2)] = 0b1) is necessary. After DIO_RX_COMPLETE setting, ready to receive the next packet.



iii) Data output mode 2 (to host)
Set RXDIO_CTRL[1:0] ([DIO_SET: B0 0x0C(7-6)]) = 0b11.
Only Data-field of RX data is buffered in RX_FIFO. RX data indicated by L-field is stored in RX_FIFO. By DIO_START([DIO_SET: B0 0x0C(0)]) = 0b1, top data of buffered data will be output through DIO interface (DIO/DCLK). (RX data is output at falling edge of DCLK).
However, if DIO_START setting is done after 64byte timing, the top byte will be overwritten. If all data indicated by L-field is output, RX completion interrupt (INT[8] group2) will be generated. After RX completion, ready to receive next packet. Length information is stored in [RX_PKT_LEN_H/L: B0 0x7D/7E] registers. This mode support field check function.




(Note)
RX data buffering in RX_FIFO is byte by byte access. DIO_START should be issued after elapsed time from SyncWord detection to L-field length + over 1byte access time.

(2) In case of using SDI/SDO pin (sharing with SPI interface)

If SDI and SDO pins are used DCLK/DIO, DCLK/DIO is controlled as follow. (below DIO/DCLK vertical line part indicate output or input.) Both SDO_CFG and SDI_CFG ([SPI/EXT_PA_CTRL:B0 0x53 (5,4)]) should be set 0b1.


[TX]

i) Continuous input mode (from host)
Set TXDIO_CTRL[1:0] ([DIO_SET: B0 0x0C(5-4)]) = 0b01
After TX_ON(SET_TRX[3:0] ([RF_STATUS: B0 0x0B(3-0)]) = 0x9), during SCEN pin is “H”, DCLK is output from SDO pin. TX data can be input from SDI pin at falling edge of DCLK. TX data must be encoded data. After TRX_OFF is issued (SET_TRX[3:0] ([RF_STATUS: B0 0x0B(3-0)]) = 0x8), input data from DIO pin are not valid. During DCLK output, if SCEN pin becomes “L”, DCLK output will stop. (SPI access has priority)



(Note)
Not to access SPI until TX completion. During packet transmission, if SPI access is attempted by the host, TX data error can be expected.

ii) Data input mode (from host)
Set TXDIO_CTRL[1:0] ([DIO_SET: B0 0x0C(5-4)]) = 0b10.
After TX_ON, when SCEN is “H”, DCLK is output from SDO pin during data input period after SyncWord. At falling edge of DCLK, TX data should be input to SDI from the host. After TRX_OFF is issued (SET_TRX[3:0] ([RF_STATUS: B0 0x0B(3-0)]) = 0x8), TX data/clock input/output are invalid. During DCLK output period, if SCEN becomes “L”, DCLK output will stop. (SPI access has a priority)




(Note)
Not to access SPI until TX completion. During packet transmission, if SPI access is attempted by the host, TX data error can be expected.

[RX]

i) Continuous output mode (to host)

Set RXDIO_CTRL[1:0] ([DIO_SET: B0 0x0C(7-6)]) = 0b01.

After RX_ON (SET_TRX[3:0]([RF_STATUS: B0 0x0B(3-0)]) = 0x6) issued, during SCEN is “H” period, DCLK is output from SDO pin, RX data is output from SDI pin at falling edge of DCLK. After TRX_OFF issuing(SET_TRX[3:0] ([RF_STATUS: B0 0x0B(3-0)]) = 0x8), DCLK/DIO output will stop. Even if DCLK/DIO are output, when SCEN becomes “L”, DCLK/DIO will stop. (SPI access has a higher priority)



(Note)


Not to access SPI until RX completion. During packet reception, if SPI access is attempted by the host, RX data error can be expected. It is recommended

ii) Data output mode 1 or data output mode 2 (to host)

Set RXDIO_CTRL[1:0] ([DIO_SET: B0 0x0C(7-6)]) = 0b10/11

After RX_ON, RX data upon SyncWord (output mode 1) or RX data upon L-field (output mode 2) is buffered in RX_FIFO. During SCEN is “H”, by DIO_START([DIO_SET: B0 0x0C(0)]) = 0b1, top data of buffered data will be output through DIO interface (DIO/DCLK). (RX data is output at falling edge of DCLK). Other output condition is same as the case of using GPIO*/ECT_CLK pins. After TRX_OFF issuing, DCLK/DIO output will stop. Even during DCLK/DIO are output period, if SCEN becomes “L”, DCLK/DIO output will stop. (SPI access has a priority)

(In case of data output mode1)



(Note)


Not to access SPI until RX completion. During packet reception, if SPI access is attempted by the host, RX data error can be expected.

(3) DCLK output

The DCLK output depends on the DIO mode setting.

①Data output mode 2 (RXDIO_CTRL([DIO_SET: 0x0C(7-6)]) = 0b11)


In this mode, decoded data is output. The DCLK output section in an output interval varies depending on the encoding. DCLK output section is as follows.




②Mode other than ① (RX continuous output mode/data output mode 1, TX continuous input mode/data input mode)

In this mode, undecoded data is input or output. DCLK is output continuously. It does not depend on the encoding.

TX continuous input mode or RX continuous mode



TX Data input mode / RX Data output mode 1



●Timer Function

○Wake-up timer

ML7345 has automatic wake-up function using wake-up timer. The following operations are possible by using wake-up timer.

- Upon timer completion, automatically wake-up from SLEEP state. After wake-up operation can be selected as RX_ON state or TX_ON state by WAKEUP_MODE ([SLEEP/WU_SET: B0 0x2D(6)]).
- By setting WUT_1SHOT_MODE ([SLEEP/WU_SET: B0 0x2D(7)]), continuous wake-up operation (interval operation) or one shot operation can be selected.
- In interval operation, if RX_ON /TX_ON state is caused by wake-up timer, continuous operation timer is in operation..
- After moving to RX_ON state by wake-up timer, when continuous operation timer completed, move to SLEEP state automatically. However, if SyncWord is detected before timer completion, RX_ON state will be maintained. In this case, ML7345 does not go back to SLEEP state automatically. SLEEPsetting (SLEEP_EN[SLEEP/WU_SET: B0 0x2D(0)]) = 0b1 is necessary to go back to SLEEP state. However if RXDONE_ MODE[1:0]([RF_STATUS_CTRL:B0 0x0A(3-2)]) = 0b11, after RX completion, move to SLEEP state automatically.
The judgment timing whether continue RX is selected in SyncWord detection, Field check detection or synchronization detection by RCV_CONT_SEL([M_CHECK_CTRL: B0 0x1C(5:4)]) after continuous RX timer completion.
- After moving to TX_ON state by wake-up timer, when continuous operation timer completed, go back to SLEEPstate automatically.
- After wake-up by combining with high speed carrier checking mode, CCA is automatically performed, if IDLE is detected, able to move to SLEEP state immediately. For details, please refer to the “(3) high speed carrier detection mode”.
- By setting WU_CLK_SOURCE ([SLEEP/WU_SET:B0 0x2D(2)]), clock source for wake-up timer are selectable from EXT_CLK pin or on-chip RC OSC.

Wake-up intervalm, wake-up timer interval and continuous operation timer can be calculated in the following formula.

Wake-up interval [s] = Wake-up timer interval [s] + Continuous operation timer [s]

Wake-up timer interval [s] = Wake-up timer clock cycle *
Division setting ([WUT_CLK_SET: B0 0x2E(3-0)]) *
(Wake-up timer interval setting ([WUT_INTERVAL_H/L: B0 0x2F/0x30]) + 1)

Continuous operation timer [s] = Wake-up timer clock cycle *
Division setting ([WUT_CLK_SET: B0 0x2E(7-4)]) *
(Continuous operation timer setting ([WU_DURATION: B0 0x31]) – 1)


(Note)

- In case of moving to TX_ON state after wake-up, move to SLEEP state when timer completed even in the middle of transmission. Continuous operation timer should be set in such manner that timer completing after TX completion.
- WUDT_CLK_SET[3:0] ([WUT_CLK_SET: B0 0x2E(7-4)]) and WUT_CLK_SET[3:0] ([WUT_CLK_SET: B0 0x2E(3-0)]) can be set independently. In case of using continuous operation timer, please set the same value as WUDT_CLK_SET as WUT_CLK_SET.
- Minimum value for wake-up timer interval setting ([WUT_INTERVAL_H/L: B0 0x2F/0x30]) is 0x02. And minimum value for continuous operation timer setting ([WU_DURATION: B0 0x31]) is 0x01.
- Be noted that the SyncWord detection is not issued when in DIO mode with RXDIO_CTRL([DIO_SET: B0 0x0C(7-6)]) = 0b01. Therefore, when continuous operation timer completed, forcibly move to SLEEP state.

(1) Interval operation


[RX]
 After wake-up, RX_ON state. If continuous operation timer completed before SyncWord detection, automatically return to SLEEP state. If SyncWord detected, continue RX_ON. After RX completion, continue operation defined by RXDONE_MODE[1:0] ([RF_STATUS_CTRL: B0 0x0A(3-2)]) .

[SLEEP/WU_SET: B0 0x2D(6-4)] = 0b011




[TX]
 After wake-up, TX_ON state. After TX completion, continue operation defined by TXDONE_MODE[1:0] ([RF_STATUS_CTRL: B0 0x0A(1-0)]) .
 If continuous operation timer completed, automatically return to SLEEP state. So continuous operation timer has to be set so that timer completion occur after TX completion.

[SLEEP/WU_SET: B0 0x2D(6-4)] = 0b111




(2) 1 shot operation

[RX]
 After wake-up timer completion, move to RX_ON state. And continue RX_ON state. Move to SLEEP state by SLEEP command. If wake-up timer interval ([WUT_INTERVAL_H/L: B0 0x2F/0x30]) is maintained, after re-issuing SLEEP command, 1 shot operation will be activated again. If RX completed during RX_ON, continue operation defined by RXDONE_MODE[1:0] ([RF_STATUS_CTRL: B0 0x0A(3-2)]) . Same manner in TX_ON state.



(3) Combination with high speed carrier detection

[Interval operation]
 After wake-up timer completion, move to RX_ON state. Then perform CCA. If no carrier detected, automatically move to SLEEP state. If carrier detected, maintaining RX_ON state and perform SuncWord detection. If continuous operation timer completed before SyncWord detection, automatically move to SLEEP state. And If SyncWord detected, continue RX_ON state state.




[1 shot operation]

After wake-up timer completion, move to RX_ON state. And perform CCA to check carrier. If no carrier detected, go back to SLEEP state automatically. After wake-up timer completion, wake-up to check the carrier again. If carrier is detected, continue RX state. Able to go back to SLEEP by setting SLEEP parameters.

[SLEEP/WU_SET: B0 0x2D(7-4)] = 0b1011

FAST_DET_MODE_EN([CCA_CTRL: B0 0x39(3)]) = 0b1



○General purpose timer

ML7345 has general purpose timer. 2 channel of timer are able to function independently. Clock sources, timer setting can be programmed independently. When timer is completed, General purpose timer 1 interrupt (INT[22] group3) or General purpose timer 2 interrupt (INT[23] group3) will be generated.

General timer interval can be programmed as the following formula.

General purpose timer interval[s] = general purpose timer clock cycle *
 Division setting ([GT_CLK_SET: B0 0x33]) *
 General purpose timer interval setting ([GT1_TIMER: B0 0x34] or [GT2_TIMER: B0 0x35])

By setting GT2/1_CLK_SOURCE ([GT_SET: B0 0x32(5,1)]), clock sources for general purpose timer can be selectable from wake-up timer clock or 2MHz.

●Frequency Setting Function

○Channel frequency setting

Maximum 256 channels can be selected (CH#0 to CH#255) by the following registers.

Frequency		Register
CH#0 frequency	TX	[TXFREQ_I: B1 0x1B], [TXFREQ_FH: B1 0x1C], [TXFREQ_FM: B1 0x1D] and [TXFREQ_FL: B1 0x1E]
	RX	[RXFREQ_I: B1 0x1F], [RXFREQ_FH: B1 0x20], [RXFREQ_FM: B1 0x21] and [RXFREQ_FL: B1 0x22]
Channel spacing	-	[CH_SPACE_H: B1 0x23] and [CH_SPACE_L: B1 0x24]
Channel setting	-	[CH_SET: B0 0x09]
PLL dividing setting	-	[PLL_DIV_SET: B1 0x1A]


(1) Channel frequency setting overview

[Channel frequency setting]

Using above registers, channel frequency is defined as following formula.

Channel frequency = i) CH#0 frequency + ii) channel space * iii) channel setting

[Channel frequency allocation image]



Set the PLL dividing setting according to the RF frequency (for each frequency band) as shown below.

Product	PLL dividing setting [PLL_DIV_SET: B1 0x1A]		
	169Hz band	315 to 510MHz band	900MHz band
ML7345C	0x50	0x40	-
ML7345	0x01	0x02	0x00

(Note)

- (1) The channel frequency must satisfy the following conditions. If cannot do it, change channel #0 frequency or use other channels because PLL may not be locked.

F_{MCK1} : Master clock frequency

[ML7345C]

$N_{div} = 1$ or 2

: PLL_MODE45C ([PLL_DIV_SET: B1 0x1A (4)])



[ML7345]

$N_{div} = 1$ or 2 or 6

: PLL_MODE ([PLL_DIV_SET: B1 0x1A (1-0)])

$$(F_{MCK1} \times n + 1\text{MHz}) / N_{div} \leq \text{Used channel frequency} \leq (F_{MCK1} \times (n+1) - 1\text{MHz}) / N_{div} \quad * n = \text{integer}$$

Concept diagram



(Example of calculating range ① shown above)

For 1 division mode ($N_{div} = 1$), Master clock 24MHz, $n = 16$

$$(24\text{MHz} \times 16 + 1)\text{MHz} \leq \text{Channel frequency to be used} \leq (24\text{MHz} \times (16+1) - 1)$$

$$\Rightarrow 385\text{MHz} \leq \text{Channel frequency to be used} \leq 407\text{MHz}$$

- (2) “CH#0 frequency [Hz]” and “channel spacing [Hz]” may have error [Hz]. Then the “channel frequency error [Hz]” is defined as following formula.

$$\text{Channel frequency error [Hz]} = \text{CH\#0 frequency error [Hz]} + \text{channel spacing error [Hz]} \times \text{channel setting}$$

When changing “channel frequency” by setting “channel setting” without “CH#0 frequency” change, the “channel frequency error” will become larger than by setting both “CH#0 frequency” and “channel setting”. If the “channel frequency error” is larger than expectation, please consider to change “CH#0 frequency”.

- (3) If the 26-bit channel frequency (= CH#0 frequency + Channel spacing \times Channel setting) setting value (integer and decimal parts, refer to “Channel #0 frequency setting”) exceeds the maximum value 0x3FF_FFFF, the expected channel frequency is not achieved. Take this maximum value into account when deciding the channel #0 frequency, channel spacing, and channel setting.

(2) Channel #0 frequency setting

TX frequency can be set by [TXFREQ_I: B1 0x1B], [TXFREQ_FH: B1 0x1C], [TXFREQ_FM: B1 0x1D] and [TXFREQ_FL: B1 0x1E]. RX frequency can be set by [RXFREQ_I: B1 0x1F], [RXFREQ_FH: B1 0x20], [RXFREQ_FM: B1 0x21] and [RXFREQ_FL: B1 0x22].

If PLL dividing setting is set by [PLL_DIV_SET: B1 0x1A], replace f_{ref} with F_{MCK1}/N_{div} in the following formula. For details, please refer to the “Channel frequency setting”.

Channel #0 frequency setting value can be calculated using the following formula.

$$I = \frac{f_{rf}}{f_{ref}} \quad (\text{Integer part})$$

$$F = \left\{ \frac{f_{rf}}{f_{ref}} - I \right\} \cdot 2^{20} \quad (\text{Integer part})$$

Here

f_{rf} :Channel #0 frequency
 f_{ref} :PLL reference frequency (= master clock frequency: F_{MCK1})
 I :Integer part of frequency setting
 F :Fractional part of frequency setting

I (Hex) is set to [TXFREQ_I: B1 0x1B], [RXFREQ_I: B1 0x1F] registers.

F (Hex.) is set to the following registers.

For TX, from MSB, set in order of [TXFREQ_FH: B1 0x1C], [TXFREQ_FM: B1 0x1D], [TXFREQ_FL: B1 0x1E] registers.

For RX, from MSB, set in order of [RXFREQ_FH: B1 0x20], [RXFREQ_FM: B1 0x21], [RXFREQ_FL: B1 0x22] registers.

Frequency error (f_{err}) is calculated as follows :

$$f_{err} = \left\{ I + \frac{F}{2^{20}} \right\} \cdot f_{ref} - f_{rf}$$

[Example]

When set TX channel #0 frequency to 426MHz (master clock 24MHz), the calculations are as follows.

$$I = \frac{426MHz}{24MHz} \quad (\text{Integer part}) = 17(0x11)$$

$$F = \left\{ \frac{426MHz}{24MHz} - I \right\} \cdot 2^{20} \quad (\text{Integer part}) = 786432(0x0C0000)$$

[TXFREQ_I: B1 0x1B] = 0x11
 [TXFREQ_FH: B1 0x1C] = 0x0C
 [TXFREQ_FM: B1 0x1D] = 0x00
 [TXFREQ_FL: B1 0x1E] = 0x00

Frequency error f_{err} is as follows:

$$f_{err} = \left\{ 17 + \frac{786432}{2^{20}} \right\} \cdot 24MHz - 426MHz = 0Hz$$

(3) Channel space setting

Channel space can be set by [CH_SPACE_H: B1 0x23], [CH_SPACE_L: B1 0x24] registers. Hexadecimal values calculated in the following formula should be set to [CH_SPACE_H: B1 0x23], [CH_SPACE_L: B1 0x24] registers. (MSB->LSB order)
Channel space is from the center frequency of given channel to adjacent channel center frequency.

If PLL dividing setting is set by [PLL_DIV_SET: B1 0x1A], replace fref with FMCK1/Ndiv in the following formula. For details, please refer to the “Channel frequency setting”.

Channel space setting value can be calculated using the following formula:

$$CH_SPACE = \left\{ \frac{f_{sp}}{f_{ref}} \right\} \cdot 2^{20} \quad (\text{Integer part})$$

Here

- CH_SPACE : Channel space setting
- f_{sp} : Channel space [MHz]
- f_{ref} : PLL reference frequency (= master clock frequency : F_{MCK1})

[Example]
When set channle space to 25kHz (master clock 24MHz), the calculation is as follows.

$$CH_SPACE = \left\{ \frac{0.025MHz}{24MHz} \right\} \cdot 2^{20} \quad (\text{Integer part}) = 1092 \text{ (0x0444)}$$

[CH_SPACE_H: B1 0x23] = 0x04
[CH_SPACE_L: B1 0x24] = 0x44

○IF frequency setting

IF frequency is set by [IF_FREQ: B0 0x61]. See the following table for each IF frequency setting value.

IF frequency setting [IF_FREQ: B0 0x61]	IF frequency(*1)
0b000	125kHz
0b001	109.375kHz
0b010	93.75kHz
0b011	78.125kHz
0b100	62.5kHz
0b101	prohibited
0b110	prohibited
0b111	0kHz

(*1) Values are for 24MHz master clock. If use another frequency as master clock, the IF frequency varies depending on the amount of frequency change from 24MHz.

○Modulation setting

ML7345 supports GFSK modulation and FSK modulation.

(1) GFSK modulation setting

By setting GFSK_EN([DATA_SET1: B0 0x07(4)]) = 0b1, GFSK mode can be selected. In GFSK modulation, frequency deviation can be set by [GFSK_DEV_H: B1 0x30] and [GFSK_DEV_L: B1 0x31] registers and the filter coefficient of Gaussian filter can be set by [FSK_DEV0_H/GFIL0: B1 0x32] to [FSK_DEV3_H/GFIL6: B1 0x38] registers. 2FSK/4FSK can be selected by FSK_SEL[DATA_SET2: B0 0x08(5)].

If PLL dividing setting is set by [PLL_DIV_SET: B1 0x1A], replace f_{ref} with F_{MCK1}/N_{div} in the following formula. For details, please refer to the “Channel frequency setting”.

If 2 division mode (PLL_MODE([PLL_DIV_SET: B1 0x1A(4)]) = 0b1) is set, replace f_{ref} with $F_{MCK1}/2$ in the following formula.

i) GFSK frequency deviation setting

F_DEV value can be calculated as the following formula:

$$F_DEV = \left\{ \frac{f_{dev}}{f_{ref}} \right\} \cdot 2^{20} \quad (\text{Integer part})$$

Here

F_DEV : Frequency deviation setting

f_{dev} : Frequency deviation [MHz]

f_{ref} : PLL reference frequency (= master clock frequency: F_{MCK1})

In 4GFSK mode, frequency deviation applies to maximum frequency deviation.

[Example]

When set frequency deviation to 2.4kHz (master clock 24MHz), the calculation is as follows.

$$F_DEV = \{0.0024\text{MHz} \div 24\text{MHz}\} \times 2^{20} \quad (\text{Integer value}) = 104 \quad (0x0068)$$

[GFSK_DEV_H: B1 0x30] = 0x00

[GFSK_DEV_L: B1 0x31] = 0x68

ii) Gaussian filter setting

GFSK mode can be set by GFSK_EN([DATA_SET1: B0 0x07(4)]) = 0b1.

The BT value of the Gaussian filter can be set by the following registers.

Here is the relationship between the BT value and the register setting.

Register	BT value	
	0.5	1.0
[FSK_DEV0_H/GFIL0: B1 0x32]	0x24	0x00
[FSK_DEV0_L/GFIL1: B1 0x33]	0xD6	0x00
[FSK_DEV1_H/GFIL2: B1 0x34]	0x19	0x02
[FSK_DEV1_L/GFIL3: B1 0x35]	0x29	0x0C
[FSK_DEV2_H/GFIL4: B1 0x36]	0x3A	0x31
[FSK_DEV2_L/GFIL5: B1 0x37]	0x48	0x74
[FSK_DEV3_H/GFIL6: B1 0x38]	0x4C	0x9A


(Note)


GFSK filter coefficient setting register and FSK frequency deviation setting register are common. In GFSK mode, filter coefficient applies to this register. In FSK mode, frequency deviation applies to this register.

(2) FSK modulation setting

FSK mode can be set by `GFSK_EN([DATA_SET1: B0 0x07(4)]) = 0b0`. Also, fine frequency deviation can be set by `[FSK_DEV0_H/GFIL0: B1 0x32]` to `[FSK_DEV4_L: B1 0x3B]`. By adjusting `[FSK_TIM_ADJ4-0: B1 0x3C-40]`, FSK timing can be fine tuned. 2FSK/4FSK can be selected by `FSK_SEL[DATA_SET2: B0 0x08(5)]`.

[2FSK]





- (*1) The mapping of the data (00/01/10/11) for each frequency deviation (1st to 4th) can be changed by [4FSK_DATA_MAP: B1 0x40].
- (*2) If the frequency is changed by 2 levels such as from 1st to 3rd frequency deviation, the amount of the frequency change is 2 times as much as i to v. If the frequency is changed by 3 levels such as from 1st to 4th frequency deviation, the amount of the frequency change is 3 times as much as i to v.

Frequency deviation setting			
symbol	Formula	address	function
i	FSK_FDEV4 - FSK_FDEV3	B1 0x3A/3B, B1 0x38/39	Frequency deviation Resolution: Approx.23Hz
ii	FSK_FDEV4 - FSK_FDEV2	B1 0x3A/3B, B1 0x36/37	
iii	FSK_FDEV4 - FSK_FDEV1	B1 0x3A/3B, B1 0x34/35	
iv	FSK_FDEV4 - FSK_FDEV0	B1 0x3A/3B, B1 0x32/33	
v	FSK_FDEV4	B1 0x3A/3B	

Timing setting			
symbol	Register name	address	function
I	FSK_TIM_ADJ4	B1 0x3C	Modulation timing 4MHz/12MHz counter value (*1)
II	FSK_TIM_ADJ3	B1 0x3D	
III	FSK_TIM_ADJ2	B1 0x3E	
IV	FSK_TIM_ADJ1	B1 0x3F	
V	FSK_TIM_ADJ0	B1 0x40	

(*1) Modulation timing resolution can be changed by FSK_CLK_SET ([FSK_CTRL: B1 0x2F(0)]).

(Note)
GFSK filter coefficient setting register and FSK frequency deviation setting register are common. In GFSK mode, filter coefficient applies to this register. In FSK mode, frequency deviation applies to this register.

●RX Related Function

○AFC function

ML7345 supports AFC function. Frequency deviation (max±30ppm) between remote device and local device can be compensated by this function. Using this function, stable RX sensitivity and interference blocking performance can be achieved. This function can be enabled by setting AFC_EN([AFC/GC_CTRL: B1 0x15(7)]) = 0b1.

○Energy detection value (ED value) acquisition function

The ML7345 implements a function to display the compensated received signal strength indicator (RSSI) as the ED value. The ED value can be enabled by setting ED_CALC_EN ([ED_CTRL: B0 0x41(7)]) = 0b1. Calculating for The ED value is automatically started when turned RX_ON state. During RX_ON state, the ED value is constantly updated.


The compensation is adding an offset, multiplying a coefficient and averaging. A number of average times can be specified by ED_AVG([ED_CTRL: B0 0x41(2-0)]). If use diversity function, DIV_ED_AVG ([2DIV_MODE: B1 0x48(2-0)]) is available instead of ED_AVG. After the compensation, ED_DONE([ED_CTRL: B0 0x41(4)]) becomes “1” and ED_VALUE ([ED_RSLT: B0 0x3A]) is updated.

- ED_DONE bit will be cleared when one of the following conditions are met.
- ① Antenna is switched.
 - ② Gain is switched.
 - ③ Calculating for the ED value is resumed. (After it stopped.)

The ED value’s calculation is required a time as below formula.
ED value calculation time = Average interval (16μs) * number of the average times

The timing example is as follows:

[condition]
Set ED_AVG[2:0] ([ED_CTRL: B0 0x41(2-0)]) = 0b011 (8 times averaging)



○Setting Channel Filter Bandwidth

The channel filter bandwidth can be set by CHFIL_BW_ADJ([CHFIL_BW: B0 0x54(6-0)]) and CHFIL_WIDE_SET([CHFIL_BW: B0 0x54(7)]). The relationship between the setting value and the channel filter bandwidth is expressed by the following formula.

$$\text{Channel filter bandwidth [Hz]} = \{\text{Master clock frequency [Hz]} * (\text{CHFIL_WIDE_SET}+1)\} / (\text{CHFIL_BW_ADJ} * 120)$$

See the following table for the channel filter bandwidth for each setting value.

(1) CHFIL_WIDE_SET=0b0

CHFIL_BW_ADJ [dec]	Channel filter bandwidth [kHz]	CHFIL_BW_ADJ [dec]	Channel filter bandwidth [kHz]
0	prohibited	16	12.5
1	200	17	11.8
2	100	18	11.1
3	66.7	19	10.5
4	50	20	10
5	40	21	9.5
6	33.3	22	9.1
7	28.6	23	8.7
8	25	24	8.3
9	22.2	25	8
10	20	26	7.7
11	18.2	27	7.4
12	16.7	28	7.1
13	15.4	29	6.9
14	14.3		
15	13.3	127	1.6

(2) CHFIL_WIDE_SET=0b1

CHFIL_BW_ADJ [dec]	Channel filter bandwidth [kHz]	CHFIL_BW_ADJ [dec]	Channel filter bandwidth [kHz]
0	prohibited	16	25
1	prohibited	17	23.5
2	200	18	22.2
3	133.3	19	21.1
4	100	20	20
5	80	21	19
6	66.7	22	18.2
7	57.1	23	17.4
8	50	24	16.7
9	44.4	25	16
10	40	26	15.4
11	36.4	27	14.8
12	33.3	28	14.3
13	30.8	29	13.8
14	28.6		
15	26.7	31	3.1


The channel filter bandwidth need to be optimized according to the data rate and the maximum frequency deviation.

○Diversity function

ML7345 supports two antenna diversity function.

While setting 2DIV_EN([2DIV_CTRL: B0 0x48(0)]) = 0b1, as soon as RX_ON is set, diversity mode will start. When diversity mode is started, and upon RX data detection, each ED value will be acquired by switching two antennas. And then antenna with higher ED value will be selected automatically. As diversity uses preamble data for ED value acquisition, longer preamble length is desirable. If preamble is too short, accurate ED values may not be obtained.

The timing example is as below.



ED values acquired by the diversity operation are stored in [ANT1_ED: B0 0x4A] and [ANT2_ED: B0 0x4B] registers and antenna diversity result is indicated at 2DIV_RSLT[1:0] ([2DIV_RSLT: B0 0x49(1-0)]) when SyncWord is detected.

In diversity operation, the number of ED average times is specified by 2DIV_ED_AVG[2:0]([2DIV_MODE: B1 0x48(2-0))). Search time for each antenna is defined by [2DIV_SEARCH1:B1 0x49] and [2DIV_SEARCH2:B1 0x4A] registers. And its time resolution can be defined by SEARCH_TIME_SET([2DIV_SEARCH1: B1 0x49(7))).

If diversity search completion interrupt (INT[10] group2) is cleared, ED values and antenna diversity result are cleared.

(Note)

When an incorrect diversity completion caused by erroneous detection due to thermal noise, ML7345 resume antenna diversity automatically. But when receiving a desired signal during the process of erroneous detection, ED value obtained by [ANT1_ED:B0 0x4A] or [ANT2_ED:B0 0x4B] may indicate a low value different from the actual input level.

If this event occurs, the actual ED value of desired signal can be achibed by reading [ED_RSLT:B0 0x3A] registers after SyncWord detection interrupt (INT[13] group2) generation.

(1) Antenna switching function

By using [2DIV_CTRL: B0 0x48], [ANT_CTRL: B0 0x4C], [SPI/EXT_PA_CTRL: B0 0x53] registers, TX-RX signal selection (TRX_SW), antenna switching signal (ANT_SW), external PA control signal(DCNT) can be controlled.

Two types of antenna switch (SPDT / DPDT) can be controlled by [2DIV_CTRL: B0 0x48(3-1)] and [ANT_CTRL: B0 0x4C]. There are the following relationship between ANT_SW pin, TRX_SW pin and [2DIV_CTRL: B0 0x48(2-1)] for each antenna switch.

DPDT switch

Set 2PORT_SW([2DIV_CTRL: B0 0x48(1)]) = 0b1 and ANT_CTRL1([2DIV_CTRL: B0 0x48(5)]) = 0b0. ANT_SW, TRX_SW output condition of each Idle, TX, RX state are as follow. (default setting) If INV_TRX_SW([2DIV_CTRL: B0 0x48(2)]) = 0b1, polarity of ANT_SW and TRX_SW are reversed.

TX/RX state	INV_TRX_SW = 0b0 (default setting)		INV_TRX_SW = 0b1 (reversed polarity)		Description
	ANT_SW	TRX_SW	ANT_SW	TRX_SW	
Idle	H	L	L	H	Idle state
TX	L	H	H	L	TX state
RX	H	L	L	H	When Diversity disable or initial condition when diversity enable is set ([2DIV_CTRL: B0 0x48(0)] = 0b1).
	L/H	H/L	H/L	L/H	If diversity enable is set, during searching, (ANT_SW = H, TRX_SW = L) and (ANT_SW = L, TRX_SW = H) are switched alternatively. After diversity completion, fix to one of the condition.

SPDT switch

Set 2PORT_SW([2DIV_CTRL: B0 0x48(1)]) = 0b0, ANT_CTRL1([2DIV_CTRL: B0 0x48(5)]) = 0b0. ANT_SW, TRX_SW output condition of each Idle, TX, RX state are as follow. (default setting) If INV_TRX_SW([2DIV_CTRL: B0 0x48(2)]) = 0b1, polarity of TRX_SW is reversed.

TX/RX condition	INV_TRX_SW = 0b0 (default setting)		INV_TRX_SW = 0b1 (polarity reverse)		Description
	ANT_SW	TRX_SW	ANT_SW	TRX_SW	
Idle	L	L	L	H	Idle state
TX	L	H	L	L	TX state
RX	L	L	L	H	When diversity disable or initial condition when diversity enable is set ([2DIV_CTRL: B0 0x48(0)] = 0b1).
	H/L	L	H/L	H	If diversity enable is set, during searching (TRX_SW = H) and (TRX_SW = L) is switched alternatively. After diversity completion, fix to one of the condition.

In the above setting, If INV_ANT_SW([2DIV_CTRL: B0 0x48(3)])=0b1, ANT_CTRL1([2DIV_CTRL: B0 0x48(5)])=0b1 are set, polarity of ANT_SW pin is reversed.

TX/RX state	INV_ANT_SW = 0b0 ANT_CTRL1 = any (default setting)		INV_ANT_SW = 0b1 ANT_CTRL1 = 0b1		Description
	ANT_SW	TRX_SW	ANT_SW	TRX_SW	
Idle	L	L	H	L	Idle state
TX	L	H	H	H	TX state
RX	L	L	H	L	When diversity disable or initial condition when diversity enable is set ([2DIV_CTRL: B0 0x48(0)] = 0b1).
	H/L	L	L/H	L	If diversity enable is set, during searching (ANT_SW = H) and (ANT_SW = L) is switched alternatively. After diversity completion, fix to one of the condition.

(2) Antenna switch forced setting

By [ANT_CTRL: B0 0x4C] register, ANT_SW pin output conditions can be set to fix.


TX: By TX_ANT_EN([ANT_CTRL: B0 0x4C(0)]) = 0b1, TX_ANT([ANT_CTRL: B0 0x4C(1)]) condition will be output.

RX: By RX_ANT_EN([ANT_CTRL: B0 0x4C(4)]) = 0b1, RX_ANT([ANT_CTRL: B0 0x4C(5)]) condition will be output.

However, output is defined by [GPIO*_CTRL: B0 0x4E - 0x51] register, [GPIO*_CTRL: B0 0x4E - 0x51] registers setting has higher priority.


Antenna switching control signals can be also used as below.

Example 1) using one DPDT switch
Please set 2PORT_SW([2DIV_CTRL: B0 0x48(1)]) = 0b1.



(Note) alternate external PA control signal exists (GOIPn or EXT_CLK pin).
(Note) external circuits around LNA_P pin, PA_OUT pin and antenna switch (DPDT#1) are omitted in this example.

Example 2) using 2 SPDT switches
Please set 2PORT_SW([2DIV_CTRL: B0 0x48(1)]) = 0b0.



(Note) alternate external PA control signal exists. (GPIOx or EXT_CLK pin)
(Note) external circuits around LNA_P pin, PA_OUT pin and antenna switch (SPDT#2) are omitted in this example.

○CCA (Clear Channel Assessment) function

The ML7345 supports CCA. CCA is a function that makes a judgment whether the specified frequency channel is busy or idle. The ML7345 supports Normal mode, Continuous mode and IDLE detection mode as the following table.

[CCA mode setting]

	[CCA_CTRL: B0 0x39]		
	Bit4 (CCA_EN)	Bit5 (CCA_CPU_EN)	Bit6 (CCA_IDLE_EN)
Normal mode	0b1	0b0	0b0
Continuous mode	0b1	0b1	0b0
IDLE detection mode	0b1	0b0	0b1

(1) Normal mode

Normal mode determines IDLE or BUSY. To execute CCA as normal mode, turn state RX_ON after setting CCA_EN(CCA_CTRL: B0 0x39(4)) = 0b1, CCA_CPU_EN(CCA_CTRL: B0 0x39(5)) = 0b0 and CCA_IDLE_EN(CCA_CTRL: B0 0x39(6)) = 0b0.

The result of CCA is determined by comparing the ED value to the threshold value of CCA defined by [CCA_LVL: B0 0x37]. If the ED value displayed in [ED_RSLT: B0 0x3A] exceeds the threshold, it is determined as “BUSY”, and CCA_RSLT[1:0](CCA_CTRL: B0 0x39(1-0)) = 0b01 is set. If the ED value is smaller than the threshold for the IDLE detection period defined by CCA_IDLE_WAIT[9:0] of the [IDLE_WAIT_L: B0 0x3B] and [IDLE_WAIT_H: B0 0x3C], it is determined as “IDLE”, and CCA_RSLT[1:0] = 0b00 is set. For details of CCA_IDLE_WAIT[9:0], please refer to “IDLE detection for long time period”.

If “BUSY” or “IDLE” state is detected, CCA completion interrupt (INT[18] of group 3) is generated, and CCA_EN bit is cleared to 0b0 automatically.

Upon clearing CCA completion interrupt, CCA_RSLT[1:0] are reset to 0b00. Therefore, CCA_RSLT[1:0] should be read before clearing CCA completion interrupt.

If an ED value exceeds the value defined by [CCA_IGNORE_LVL: B0 0x36], as long as a given ED value is included in the averaging target of ED value calculation, IDLE judgment is not performed. In this case if the averaged ED value exceeds CCA_TH([CCA_LVL: B0 0x37]), it is determined as “BUSY” and CCA operation is terminated. If the averaged ED value is smaller than CCA_TH([CCA_LVL: B0 0x37]), IDLE judgment is not determined. And CCA_RSLT[1:0] indicates 0b11. CCA operation continues until “BUSY” is determined or the given ED value is out of averaging target and “IDLE” is determined. For detail behavior when the ED value exceeds [CCA_IGNORE_LVL: B0 0x36], refer to “IDLE determination exclusion under strong signal input”.

Time from CCA command issue to CCA completion is in the formula below.

[IDLE detection]

CCA execution time = (ED value average times + IDLE_WAIT setting) × Average interval (16us)

[BUSY detection]


CCA execution time = ED value average times × Average interval (16us)

* The above equations do not consider IDLE judgment excluded by [CCA_IGNORE_LVL: B0 0x36]. For details of [CCA_IGNORE_LVL: B0 0x36] operation, “IDLE determination exclusion under strong signal input”.


The following is timing chart for normal mode.

[Condition]
ED_AVG[2:0] ([ED_CTRL: B0 0x41(2-0)]) = 0b011 (ED value 8 times average)
IDLE_WAIT[9:0] ([IDLE_WAIT_L/H: B0 0x3C/3B(1-0)]) = 0b00_0000_0000 (IDLE detection 0μs)

[IDLE detection case]



[BUSY result case]



(2) Continuous mode

Continuous mode continues CCA until terminated by the host MCU. CCA continuous mode will be executed when RX_ON is issued while CCA_EN(CCA_CTRL: B0 0x39(4)) = 0b1, CCA_CPU_EN(CCA_CTRL: B0 0x39(5)) = 0b1 and CCA_IDLE_EN(CCA_CTRL: B0 0x39(6)) = 0b0 are set.

Like normal mode, CCA judgement is determined by average ED value in [ED_RSLT: B0 0x3A] register and CCA threshold defined by [CCA_LVL: B0 0x37] register. If the averaged ED value exceeds the CCA threshold value, it is determined as "BUSY". And CCA_RSLT[1:0]([CCA_CTRL: B0 0x39(1-0)]) = 0b01 is set.

If the averaged ED value is smaller than CCA threshold value and maintains IDLE detection period which is defined by IDLE_WAIT[9:0] of the [IDLE_WAIT_L: B0 0x3B], [IDLE_WAIT_H: B0 0x3C] registers, it is determined as "IDLE". And CCA_RSLT[1:0] = 0b00 is set. For details operation of CCA_IDLE_WAIT[9:0], please refer to "IDLE detection for long time period".

If an ED value exceeds the value defined by [CCA_IGNORE_LVL: B0 0x36] register, as long as a given ED value is included in the averaging target of ED value calculation, IDLE judgement is not performed. In this case if the averaged ED value exceeds CCA threshold level, it is determined as "BUSY" and CCA_RSLT[1:0] indicates 0b01. If the averaged ED value is smaller than CCA threshold level, IDLE judgement is not determined. And CCA_RSLT[1:0] indicates 0b11. For details operation of ED value exceeding [CCA_IGNORE_LVL: B0 0x36] register, please refer to "IDLE determination exclusion under strong signal input".

Continuous mode does not stop when "BUSY" or "IDLE" is detected. CCA operation continues until 0b1 is set to CCA_STOP([CCA_CTRL: B0 0x39(7)]). Result is updated every time ED value is acquired. CCA completion interrupt (INT[18] group3) will not be generated.


The follwing is timing chart for continuous mode.

[Condition]

ED_AVG[2:0] ([ED_CTRL: B0 0x41(2-0)]) = 0b011 (ED value 8 times average)

IDLE_WAIT[9:0] ([IDLE_WAIT_L/H: B0 0x3C/3B(1-0)]) = 0b00_0000_0000 (IDLE detection period 0μs)

[BUSY to IDLE transition, terminated with CCA_STOP]



(3) IDLE detection mode

IDLE detection mode continues CCA until IDLE detection. IDLE detection CCA will be executed when RX_ON is issued while CCA_EN(CCA_CTRL: B0 0x39(4)) = 0b1, CCA_CPU_EN(CCA_CTRL: B0 0x39(5)) = 0b0 and CCA_IDLE_EN(CCA_CTRL: B0 0x39(6)) = 0b1 are set.

Like normal mode, CCA judgment is determined by average ED value in ED_VALUE([ED_RSLT: B0 0x3A]) and CCA threshold defined by CCA_TH([CCA_LVL: B0 0x37]). If the averaged ED value exceeds the CCA threshold value, it is determined as “BUSY”, and CCA_RSLT[1:0]([CCA_CTRL: B0 0x39(1-0)]) = 0b01 is set. If the averaged ED value is smaller than CCA threshold value for the IDLE detection period defined by CCA_IDLE_WAIT[9:0] of the [IDLE_WAIT_L], [IDLE_WAIT_H]: B0 0x3B,0x3C, it is determined as “IDLE”, and CCA_RSLT[1:0] = 0b00 is set. For details operation of CCA_IDLE_WAIT[9:0], please refer to “IDLE detection for longer time period”.

In IDLE detection mode, only when IDLE is detected, CCA completion interrupt INT[18]([INT_SOURCE_GRP3: B0 0x0F(2)]) is generated. Also, if CCA is performed based on the CCA_EN setting, CCA_EN(CCA_CTRL: B0 0x39(4)) and CCA_IDLE_EN(CCA_CTRL: B0 0x39(6)) are automatically cleared to 0b0.


In IDLE detection mode, while BUSY is detected, CCA completion interrupt INT[18]([INT_SOURCE_GRP3: B0 0x0F(2)]) is not generated, and IDLE detection continues. Upon clearing CCA completion interrupt INT[18]([INT_SOURCE_GRP3: B0 0x0F(2)]), CCA_RSLT[1:0] are reset to 0b00. Therefore, CCA_RSLT[1:0] should be read before clearing CCA completion interrupt INT[18]([INT_SOURCE_GRP3: B0 0x0F(2)]).

If an ED value exceeds the value defined by [CCA_IGNORE_LVL: B0 0x36], as long as a given ED value is included in the averaging target of ED value calculation, IDLE judgment is not performed. In this case, if the averaged ED value is smaller than CCA_TH([CCA_LVL: B0 0x37]), IDLE determination is not performed and CCA_RSLT[1:0] indicates 0b11. CCA operation continues until given ED value is out of averaging target and “IDLE” is determined. For detail behavior when the ED value exceeds [CCA_IGNORE_LVL: B0 0x36], refer to “ IDLE determination exclusion under strong signal input “.

The follwing is timing chart for IDLE detection.

[Upon BUSY detection, continue CCA and IDLE detection case]

[Condition]
ED_AVG[2:0]([ED_CTRL: B0 0x41(2-0)]) = 0b011 (ED value 8 times average)
IDLE_WAIT[9:0] ([IDLE_WAIT_L/H: B0 0x3C/3B(1-0)]) = 0b00_0000_0000 (IDLE detection period 0μs)



(4) IDLE determination exclusion under strong signal input


If acquired ED value exceeds [CCA_IGNORE_LVL: B0 0x36], IDLE determination is not performed as long as a given ED value is included in the averaging target range. If the averaged ED value including this strong ED value indicated in [ED_RSLT: B0 0x39] register exceeds the CCA threshold value defined by [CCA_LVL: B0 0x37] register, it is determined as “carrier detected (BUSY)”, and CCA_RSLT[1:0]([CCA_CTRL: B0 0x39(1-0)]) is set to 0b01. Also, if this average ED value is equal to or smaller than the CCA threshold, it is determined as “CCA evaluation on-going (ED value excluding CCA judgment acquisition)”, and CCA_RSLT[1:0] is set to 0b11.

Even if the moving average of the ED value is less than or equal to CCA_TH([CCA_LVL: B0 0x37], IDLE judgment is not made when the ED value to be moving-averaged contains a value larger than [CCA_IGNORE_LVL: B0 0x36]. In this case, CCA_RSLT[1:0] indicates 0b11(on-going), and CCA operation continues until IDLE or BUSY is determined. (IDLE is determined in IDLE detection mode, or CCA_STOP([CCA_CTRL: B0 0x39(7)]) is issued in continuous mode.)

If the moving average of the ED value exceeds CCA_TH([CCA_LVL: B0 0x37]), BUSY judgment is made immediately regardless of the comparison result of [CCA_IGNORE_LVL: B0 0x36].

(Note)


CCA completion interrupt is notified of only when CCA result is judged as IDLE or BUSY. Therefore, if data whose ED value exceeds CCA_IGNORE_LVL are input intermittently, neither “IDLE” or “BUSY” can be determined and CCA may continue.



The follwing is timing chart for CCA determination exclusion under strong signal.

[During IDLE_WAIT counting, detected extremly strong signal. After the given signal is out of averaging target, IDLE detection case]

[Condition]
CCA normal mode
ED_AVG[2:0]([ED_CTRL: B0 0x41(2-0)]) = 0b011 (ED value 8 times average)
IDLE_WAIT[9:0]([IDLE_WAIT_L/H: B0 0x3C/3B(1-0)]) = 0b00_0000_0111(IDLE detection period 112μs)




(5) IDLE detection for longer time period

When CCA IDLE detection is performed for longer time period, CCA_IDLE_WAIT [9:0] of [IDLE_WAIT_L: B0 0x3C], [IDLE_WAIT_H: B0 0x3B(1-0)] can be used.

By using CCA_IDLE_WAIT [9:0], you can detect IDLE whose period is longer than the averaging period (128μs for averaging eight values with 16μs average interval). This function counts how many times moving average of the ED value is less than or equal to CCA_TH([CCA_LVL: B0 0x37] continuously and judge it as IDLE if the count is more than or equal to CCA_IDLE_WAIT [9:0]. Even when this function is used, BUSY judgment is made immediately without waiting the CCA_IDLE_WAIT [9:0] period if the moving average of the ED value exceeds CCA_TH([CCA_LVL: B0 0x37]).


The following timing chart is IDLE detection setting IDLE_WAIT[9:0].

[ED value 8 times average IDLE detection case]



[ED value 1time IDLE detection case]

[Condition]
CCA normal mode
ED_AVG[2:0]([ED_CTRL: B0 0x41(2-0)]) = 0b000 (ED value 1 time average)
IDLE_WAIT[9:0]([IDLE_WAIT_L/H: B0 0x3C/3B(1-0)]) = 0b00_0000_1110 (IDLE detection period 224μs)




(6) CCA operation during diversity

CCA operation during diversity search

During diversity search, if CCA command is issued, diversity terminated and CCA starts.
Upon CCA starting, antenna is fixed to reset value(*1), maintaining until next diversity search. However, if RX_ANT_EN([ANT_CTRL:B0 0x4C(4)]) = 0b1 is set, antenna is specified by RX_ANT([ANT_CTRL: B0 0x4C(5)]). After CCA completion, diversity will be executed again.


*1 Please refer to the “Antenna switching function”. According to the default setting, ANT_SW and TRX_SW signals are set.



(Note)
During CCA operation, RX operation is performed at the same time, even if CCA completion interrupt (INT[18] group3) is not generated, SyncWord detection interrupt (INT[13] group2), RX FIFO access error interrupt (INT[12] group2), RX length error interrupt (INT[11] group2), CRC error interrupt (INT[9] group2), RX completion interrupt (INT[8] group2) or FIFO-Full interrupt (INT[5] group1) can be generated.

For details diversity function, please refer to the “Diversity function”.

During diversity, before RX_ON state, CCA is performed.
 If diversity ON setting and CCA operation setting are enabled before RX_ON state, after RX_ON state transition, diversity will not perform, but CCA will start. After CCA completion, diversity will be performed.



(7) CCA threshold setting

CCA threshold value defined by [CCA_LVL: B0 0x37] register, should be considered desired input leve (ED value), components variation, temperature fluctuation, and loss at antenna matching circuits. Input level and ED value are described in the following formula.

$$ED \text{ value (CCA threshold)} = 255/80 * (120 + \text{input level [dBm]} - \text{variation[dB]} - \text{other loss[dB]})$$

Condition : Channel filter band = 10kHz setting

Item	Value
Variation (individual, temp.)	10dB
Other loss	Antenna, matchich circuits loss

Example) When input level threshold is set to -85dBm
 conditions:other losses 1dB

$$\begin{aligned} \text{CCA threshold} &= 255/80 * (120 - 85 - 10 - 1) \\ &= 77 \\ &= 0x4D \end{aligned}$$

In order to validate whether CCA threshold is optimised or not, CCA should be executed and confirming level changing from IDLE to BUSY, every time input level is changed,

●Other Functions

○Data rate setting function

(1) Data rate change setting

ML7345 supports various TX/RX data rate setting defined by the following registers.

TX: [TX_RATE_H: B1 0x02] and [TX_RATE_L: B1 0x03] registers

RX: [RX_RATE1_H: B1 0x04], [RX_RATE1_L: B1 0x05] and [RX_RATE2: B1 0x06] registers

TX/RX data rate can be defined in the following formula.

[TX]

$$\text{TX data rate [bps]} = \text{round} (24\text{MHz} / 10 / \text{TX_RATE}[11:0])$$

The following table shows the recommended value for each data rate (LOW_RATE_EN([CLK_SET2: B0 0x03(0)]) = 0b1). The following register values are automatically set to [TX_RATE_H],[TX_RATE_L] registers by setting TX_DRATE[3:0] ([DRATE_SET: B0 0x06(3-0)]).

TX data rate [kbps]	[TX_RATE_H][TX_RATE_L] setting value (decimal)	Data rate deviation [%] *1
1.2	2000	0.00
2.4	1000	0.00
4.8	500	0.00
9.6	250	0.00
10.0	240	0.00
19.2	125	0.00
15.0	80	0.00
32.768	73	0.33
50	48	0.00
100	24	0.00

*1 Data rate deviation is assumption that frequency deviation of master clock(24MHz crystal oscillator or TCXO) is 0ppm.

[RX]

$$\text{RX data rate [bps]} = \text{round} (24\text{MHz} / \{ \text{RX_RATE1}[11:0] \times \text{RX_RATE2}[6:0] \})$$

The following table shows the recommended value for each data rate (LOW_RATE_EN([CLK_SET2: B0 0x03(0)]) = 0b1). The following register values are automatically set to [RX_RATE1_H: B1 0x04][RX_RATE1_L: B1 0x05] and [RX_RATE2: B1 0x06] by setting bit7-4 of [DRATE_SET].

RX data rate [kbps]	[RX_RATE1_H][RX_RATE1_L] setting value (decimal)	[RX_RATE2] setting value (decimal)
1.2	160	125
2.4	80	125
4.8	40	125
9.6	20	125
10.0	20	120
19.2	10	125
15.0	16	100
32.768	6	122
50	8	60
100	4	60

(Note)

1. When LOW_RATE_EN([CLK_SET2: B0 0x03(0)]) = 0b0 is set, calculate the RX data rate according to the above formula.

Note that when LOW_RATE_EN([CLK_SET2: B0 0x03(0)]) = 0b0 is set, [RX_RATE1_H: B1 0x04][RX_RATE1_L: B1 0x05] and [RX_RATE2: B1 0x06] are not automatically set to optimal values even if the data rate setting register for transmission and reception ([DRATE: B0 0x06]) is set.

(2) Other register setting associate with data rate change

Data rate can be cahnged by RX_DRATE[3:0] ([DRATE_SET(7-4)]) and TX_DRATE[3:0] ([DRATE_SET(3-0)]), below registers may have to be changed.

(Note)

1. Depending on data rate, the following chage may not be necessary. For details, please refer to each register description.
2. Please change data rate setting in TRX_OFF state.

Parameters	Registers	
	Name	Address
Data rate	DRATE_SET	B0 0x06
Channel space	CH_SPACE_H	B1 0x23
	CH_SPACE_L	B1 0x24
Frequency deviation(GFSK)	GFSK_DEV_H	B1 0x30
	GFSK_DEV_L	B1 0x31
Frequencydeviation (FSK)	FSK_DEV0_H/GFIL0	B1 0x32
	FSK_DEV0_L/GFIL1	B1 0x33
	FSK_DEV1_H/GFIL2	B1 0x34
	FSK_DEV1_L/GFIL3	B1 0x35
	FSK_DEV2_H/GFIL4	B1 0x36
	FSK_DEV2_L/GFIL5	B1 0x37
	FSK_DEV3_H/GFIL6	B1 0x38
	FSK_DEV3_L	B1 0x39
	FSK_DEV4_H	B1 0x3A
	FSK_DEV4_L	B1 0x3B
Frequency deviation time(FSK)	FSK_TIM_ADJ4	B1 0x3C
	FSK_TIM_ADJ3	B1 0x3D
	FSK_TIM_ADJ2	B1 0x3E
	FSK_TIM_ADJ1	B1 0x3F
	FSK_TIM_ADJ0	B1 0x40
Channel Filter BandWidth	CHFIL_BW	B0 0x54
Decimation Gain	DEC_GAIN	B0 0x60
IF Frequency	IF_FREQ	B0 0x61
Demodulator adjustment1	DEMOD_SET1	B1 0x57
Demodulator adjustment2	DEMOD_SET2	B1 0x58
Demodulator adjustment3	DEMOD_SET3	B1 0x59
Demodulator adjustment6	DEMOD_SET6	B1 0x5C
Demodulator adjustment7	DEMOD_SET7	B1 0x5D
Demodulator adjustment8	DEMOD_SET8	B1 0x5E
Demodulator adjustment9	DEMOD_SET9	B1 0x5F

○Interrupt generation function

ML7345 support interrupt generation function. When interrupt occurs, interrupt notification signal (SINTN) become “L” to notify interrupt to the host MCU. Interrupt elements are divided into the 3 groups, [INT_SOURCE_GRP1: B0 0x0D], [INT_SOURCE_GRP2: B0 0x0E] and [INT_SOURCE_GRP3: B0 0x0F]. Each interrupt element can be maskable using [INT_EN_GRP1: B0 0x10], [INT_EN_GRP2: B0 0x11] and [INT_EN_GRP3: B0 0x12] registers. Interrupt notification signal (SINTN) can be output from GPIO* or EXT_CLK. For output setting, please refer to [GPIO1_CTRL: B0 0x4E], [GPIO1_CTRL: B0 0x4F], [GPIO2_CTRL: B0 0x50], [GPIO3_CTRL: B0 0x51] and [EXTCLK_CTRL: B0 0x52] registers.

(Note)

If one of the unmask interrupt event occurs, SINTN maintains Low.

(1) Interrupt events table

Each interrupt event is described below table.

Register	Interrupt name	Description
INT_SOURCE_GRP1	INT[0]	Clock stabilizaion completion interrupt
	INT[1]	VCO calibration completion interrupt/ FUSE access completion interrupt/ IQ adjustment completion interrupt
	INT[2]	PLL unlock interrupt
	INT[3]	RF state transition completion interrupt
	INT[4]	FIFO-Empty interrupt
	INT[5]	FIFO-Full interrupt
	INT[6]	Wake-up timer completion interrupt
	INT[7]	Clock calibration completion interrupt
INT_SOURCE_GRP2	INT[8]	RX completion interrupt
	INT[9]	CRC error interrupt
	INT[10]	Diversity search completion interrupt
	INT[11]	RX Length error interrupt
	INT[12]	RX FIFO access error interrupt
	INT[13]	SyncWord detection interrupt
	INT[14]	Field checking interrupt
	INT[15]	Sync error interrupt
INT_SOURCE_GRP3	INT[16]	TX completion interrupt
	INT[17]	TX Data request accept completion interrupt
	INT[18]	CCA completion interrupt
	INT[19]	TX Length error interrupt
	INT[20]	TX FIFO access error interrupt
	INT[21]	Reserved
	INT[22]	General purpose timer 1 interrupt
	INT[23]	General purpose timer 2 interrupt

(2) Interrupt generation timing

In each interrupt generation, timing from reference point to interrupt generation (notification) are described in the following table. Timeout procedure for interrupt notification waiting are also described below.

(Note)

(1) The following table assumes 100kbps for numeric values. For any symbol rate, replace the value described as “symbol time” with the symbol period.

(2) The following table uses the bellow format for TX/RX data.

10bytes	2bytes	1byte	24bytes	2bytes
Preamble	SyncWord	Length	User data	CRC

(3) Even when an interrupt notification is set to OFF, this LSI internally holds the interrupt. When the interrupt notification setting is changed from OFF to ON without clearing the interrupt, it will be notified. When the interrupt occurs, we recommend you clear the interrupt after turning the interrupt notification off.

Interrupt notification		Reference point	Timing from reference point to interrupt generation or interrupt generation timing
INT[0]	CLK stabilization completion	RESETN release (Turn on sequence)	50μs
		SLEEP release (Returned to SLEEP)	50μs
INT[1]	VCO calibration completion	VCO calibration start	230μs
INT[2]	PLL unlock detection	-	(TX) during TX after PA_ON (RX) during RX after RX enable
	Out of VCO adjusting voltage range detected	-	(TX) PA_ON rise (RX) RX enable rise
INT[3]	RF state transition completion	TX_ON command	(At IDLE) 1234μs (RX) 192μs
		RX_ON command	(At IDLE) 1143μs (TX) 244μs
		TRX_OFF command	(TX) 147μs (RX) 4μs
		Force_TRX_OFF command	(TX) 147μs (RX) 4μs
INT[4]	FIFO-EMPTY	TX_ON command (TX) (* 1)	Empty trigger level is set to 0x02. (NRZ encoding) RF wake-up(210μs)+(preamble to 22 nd Data byte)×10(bit time) = 3010μs)
		-(RX)	By FIFO read, FIFO usage is under trigger level.
INT[5]	FIFO-FULL	-(TX)	By FIFO write, FIFO usage exceed trigger level.
		SyncWord detection (RX)	Full trigger level is set to 0x05. (NRZ encoding) 500μs(5bytes data×10μs(bit time))
INT[6]	Wake-up timer completion	SLEEP setting	Wake-up timer is completed. For details, please refer to the “Wake-up timer”.
INT[7]	Clock calibration completion	Calibration start	Calibration timer is completed. For details, please refer to the “Low speed clock shift detection function”.
INT[8]	Data reception completion	SyncWord detection	When the length of L-field is 1byte, and NRZ encoding is used, after 2160μs. (L-field length(8bits)×10(symbol time) = 80μs, data length ((Data to CRC: bit)×10(symbol time) = 2080μs))
INT[9]	CRC error	SyncWord detection	(Format A/B) each RX CRC block calculation completion (Format C) RX completion
INT[10]	Diversity search completion	-	SyncWord detection during diversity enable setting.
INT[11]	RX Length error	SyncWord detection	80μs(L-field 1byte) 160μs(L-field 2byte)
INT[12]	RX FIFO access error	-	(1) Overflow occurs because FIFO read is too slow. (2) Underflow occurs because too many FIFO data is read.

INT[13]	SyncWord detection	-	SyncWord detection
INT[14]	Field check	-	Match or mismatch detected in Field check
INT[15]	Sync error	-	During RX after SyncWord detection, out-of-sync detected. (When RXDIO_CTRL ([DIO_SET: B0 0x0C(7-6)]) = 0b00 or 0b11.)
INT[16]	Data transmission completion	TX_ON command (*1)	RF wake-up+[TX data+3](bit) = 210μs+315bits x 10μs (bit time) = 3360μs
INT[17]	TX Data request accept completion	-	After full length data are written to the TX_FIFO. (RF state is TX_ON, when using FIFO trigger to write additional data in FAST_TX mode)
INT[18]	CCA completion	CCA execution start	(1)Normal mode (ED value average times + CCA_IDLE_SET setting+13)×ADconversion period (2) IDLE detection mode ○IDLE detection (ED value average times + CCA_IDLE_SET setting+13)×ADconversion period ○BUSY detection (ED value average times+13)×ADconversion period A/D conversion period can be switched by using AD clock frequency ([ADC_CLK_SEL: B1 0x08]). AD clock frequency = 1.8MHz: 17.7μs, 2.0MHz: 16μs.
INT[19]	TX Length error	-	When setting Length for [TX_PKT_LEN_H/L: B0 0x7A/0x7B]
INT[20]	TX FIFO access error	-	(1)When data is written with no FIFO free space (2)When adding to FIFO causes overflow (3)When there is no data to transmit during transmission
INT[21]	Reserved	-	-
INT[22]	General purpose timer 1	Timer start	General purpose timer 1 completion General purpose timer clock cycle * Division setting [GT_CLK_SET: B0 0x33] * General purpose timer interval setting [GT1_TIMER: B0 0x34]
INT[23]	General purpose timer 2	Timer start	General purpose timer 2 completion General purpose timer clock cycle * Division setting [GT_CLK_SET: B0 0x33] * General purpose timer interval setting [GT2_TIMER: B0 0x35]

(*1) Before issuing TX_ON, writing full-length TX data to the TX_FIFO.

(3) Clearing interrupt conditions

The following table shows the condition of clearing each interrupt. As a procedure to clear the interrupt, it is recommended that the interrupt to be cleared after masking the interrupt.

Interrupt notification		Conditions for clearing interrupts
INT[0]	CLK stabilization completion	After interrupt generated
INT[1]	VCO calibration completion Out of VCO adjusting voltage range detected	After interrupt generated
INT[2]	PLL unlock detection	After interrupt generated
INT[3]	RF state transition completion	After interrupt generated
INT[4]	FIFO-EMPTY	After interrupt generated (Clear before the next EMPTY trigger generation timing)
INT[5]	FIFO-FULL	After interrupt generated (Clear before the next FULL trigger generation timing)
INT[6]	Wake-up timer completion	After interrupt generated
INT[7]	Clock calibration completion	After interrupt generated
INT[8]	Data reception completion	After interrupt generated (Clear before the next packet reception)
INT[9]	CRC error	After interrupt generated (Clear before the next packet reception)
INT[10]	Diversity search completion	Reserved
INT[11]	RX Length error	After interrupt generated
INT[12]	RX FIFO access error	After interrupt generated (Clear before the next packet reception)
INT[13]	SyncWord detection	After interrupt generated
INT[14]	Field check	After interrupt generated
INT[15]	Sync error	After interrupt generated
INT[16/]	Data transmission completion	After interrupt generated (Clear before the next packet transmission)
INT[17]	TX Data request accept completion	After interrupt generated (Clear before the next packet reception)
INT[18]	CCA completion	After interrupt generated (clear before the next CCA execution) * Interrupt clearance clears CCA result as well.
INT[19]	TX Length error	After interrupt generated
INT[20]	TX FIFO access error	After interrupt generated (Clear before the next packet transmission)
INT[21]	Reserved	Reserved
INT[22]	General purpose timer 1	After interrupt generated
INT[23]	General purpose timer 2	After interrupt generated

○Low speed clock shift detection function

ML7345 has low speed shift detection function to compensate inaccurate clock generated by RC oscillator (external clock or internal RC oscillation circuits). By detecting frequency shift of the wake up timer, host can set wake-up timer parameters which taking frequency shift into consideration. More accurate timer operation is possible by adjusting wake-up timer interval setting ([WUT_INTERVAL_H/L: B0 0x2F/0x30]) or continuous operation timer interval ([WU_DURATION: B0 0x31]).

Setting	Register
Frequency shift detection clock frequency setting	[CLK_CAL_SET: B0 0x70]
Clock calibration time	[CLK_CAL_TIME: B0 0x71]
Clock calibration result value	[CLK_CAL_H: B0 0x72], [CLK_CAL_L: B0 0x73]

This function is to measure low speed wake-up timer cycle by using accurate high speed internal clock and count result will be stored in [CLK_CAL_H/L: B0 0x72/0x73] registers. Above setting and count numbers are as follows:

$$\begin{aligned} \text{High speed clock counter} &= \{ \text{Wakeup timer clock cycle}[\text{SLEEP/WU_SET: B0 0x2D(2)}] * \\ &\quad \text{Clock calibration time setting} [\text{CLK_CAL_TIME: B0 0x71(5-0)}] / \\ &\quad \{ \text{master clock cycle (24MHz)} / \text{clock division setting value} [\text{CLK_CAL_SET: B0} \\ &\quad \text{0x70(7-4)}] \} \} \end{aligned}$$

Clock calibration time is as follows:

$$\text{Clock calibration time[s]} = \text{Wakeup timer clock cycle} * \text{Clock calibration time setting}$$

[Example]

Assuming no division in the internal high speed clock, calibration time is set as 10 cycle. Set 1,000 to Wake-up interval timer:

condition: wake-up timer clock frequency = 32.768kHz
detection clock division setting CLK_CAL_DIV[3:0][CLK_CAL_SET: B0 0x70(7-4)] = 0b0000
clock calibration time setting [CLK_CAL_TIME] = 0x0A
wake-up timer interval [WUT_INTERVAL_H/L: B0 0x2F,30] = 0x03E8

$$\begin{aligned} \text{Theoretical high speed clock count} &= (1/32.768\text{kHz}) * 10 / (1/24\text{MHz}) \\ &= 7324(0x1C9C) \end{aligned}$$

If getting [CLK_CAL_H/L: B0 0x72,73] = 0x1BB5 (7093)

Counter difference = 7093 - 7327 = -231

Frequency shift = $1 / \{ 1/32.768\text{kHz} + (-231) / 10 * 1/24\text{MHz} \} - 32.768\text{kHz} = 1.067\text{kHz}$

Then finding wake-up timer clock frequency accuracy is +3.26% higher. And the compensation vale (C) is calcurared as below:

$$\begin{aligned} C &= \text{Wake-up timer interval}[\text{WUT_INTERVAL_H/L: B0 0x2F,30}] * \text{frequecy shift} / 32.768 \\ &= 1000 * 1.067\text{kHz} / 32.768\text{kHz} \\ &= 33 \end{aligned}$$

Therefore, setting [WUT_INTERVAL_H/L: B0 0x2F,30] = 1000 + 33 = 1033 = 0x0409 to achive more accurate interval timinig.

(Note)

If calibration time is too short or if high speed counter is divided into low speed clock, calibration may not be accurate.

■ LSI Adjustment items and Adjustment Method

● PA Adjustment

ML7345 has output circuits for 1mW and 20mW (10mW as well) and ML7345C has output circuit for 100mW. Output circuits can be selected by PA_MODE[1:0] ([PA_MODE: B0 0x67(5-4)]).

PA_MODE[1:0]	Output circuit	
	ML7345	ML7345C
0b00	1mW	Not allowed
0b01	10mW	Not allowed
0b10	20mW	100mW
0b11	Not allowed	Not allowed

Output power can be adjusted by the following 3 registers.

Coarse adjustment 1 PA_REG[3:0] ([PA_MODE: B0 0x67(3-0)]) 16 resolutions
 Coarse adjustment 2 PA_ADJ[4:0] ([PA_ADJ: B0 0x69(4-0)]) 32 resolutions
 Fine adjustment PA_REG_FINE_ADJ[5:0] ([PA_REG_FINE_ADJ: B0 0x68(5-0)]) 64 resolutions

Coarse adjustment 1: PA regulator voltage adjustment

Setting regulator voltage according to the desired output level.

However, please set PA regulator voltage to less than [VDD_PA(pin#22) – 0.3V].

PA_REG[3:0] [PA_MODE:B0 0x67]	PA regulator voltage[V]
0b0000	1.20
0b0001	1.32
0b0010	1.44
0b0011	1.56
0b0100	1.68
0b0101	1.80
0b0110	1.92
0b0111	2.04
0b1000	2.16
0b1001	2.28
0b1010	2.40
0b1011	2.52
0b1100	2.64
0b1101	2.76
0b1110	2.88
0b1111	3.00

Coarse adjustment 2: PA output gain adjustment

Controlling output power by adjusting PA gain. Adjustment steps are 0.4dB to 1.5dB.

[PA_ADJ: B0 0x69] = 0x1F: output PA gain maximum.

[PA_ADJ: B0 0x69] = 0x00: output gain minimum.

10mW	Power [dBm]					
[PA_ADJ: B0 0x69(3-0)]	PA_REG[3:0]					
	0	1	2	3	4	5
0						
1						
2						
3						
4						
5						
6						
7						
8						
9						
10						
11						
12						
13						
14						
15						
16						
17						
18						
19						
20						
21						
22						
23						
24						
25						
26						
27						
28						
29						
30						
31						

Fine adjustment: PA regulator voltage fine adjustment

Fine tuning output power by adjusting PA regulator voltage. Adjustment step is less than 0.2dB.

[PA_REG_FINE_ADJ B0 0x68] = 0x3F: maximum


[PA_REG_FINE_ADJ B0 0x68] = 0x00: minimum

PA_REG_FINE_ADJ[5:0] [PA_REG_FINE_ADJ:B0 0x68] [dec]	PA regulator voltage [V]	PA_REG_FINE_ADJ[5:0] [PA_REG_FINE_ADJ:B0 0x68] [dec]	PA regulator voltage [V]
0		32	
1		33	
2		34	
3		35	
4		36	
5		37	
6		38	
7		39	
8		40	
9		41	
10		42	
11		43	
12		44	
13		45	
14		46	
15		47	
16		48	
17		49	
18		50	
19		51	
20		52	
21		53	
22		54	
23		55	
24		56	
25		57	
26		58	
27		59	
28		60	
29		61	
30		62	
31		63	

(Note)

In order to achieve the most optimized result, Matching circuits may vary depending on the output mode.

○PA output adjustment flow




●I/Q Adjustment

Image rejection ratio can be adjusted by tuning the internal IQ signal balance. The adjustment procedure is as follows:

1. Input the RX frequency signal from SG to the ANT pin.
Input signal: no modulation wave
Input frequency: channel frequency
Input level: -60dBm
2. Set the RSSI acquisition wait time ([IQ_ADJ_WAIT: B0 0x5E]) and RSSI judgment threshold ([IQ_ADJ_TARGET: B0 0x5F]).
3. Fix the RF gain to high gain (GF_MODE([AFC/GC_CTRL: B1 0x15(1-0)]) = 0b00).
4. Set IQ_ADJ_START([IQ_MAG_ADJ_H: B0 0x5A(4)]) = 0b1 and LOCAL_SEL([IQ_MAG_ADJ_H: B0 0x5A(5)]) = 0b1(Upper Local setting) after RX_ON, and then start the adjustment.
5. Indicate the adjustment completion by IQ_ADJ_DONE([IQ_MAG_ADJ_H: B0 0x5A(7)]) = 0b1. After that, adjusted values are stored into IQ_MAG_ADJ([IQ_MAG_ADJ_H/L: B0 0x5A/0x5B]) and IQ_PHASE_ADJ([IQ_PHASE_ADJ_H/L: B0 0x5C/0x5D]). The comparison result of the adjusted RSSI value and the RSSI judgment threshold is displayed in IQ_ADJ_RSLT([IQ_MAG_ADJ_H: B0 0x5A(6)]) as a result of IQ automatic adjustment. If IQ_ADJ_RSLT = 0b0 is displayed, that the adjusted RSSI value is larger than the RSSI judgment threshold, retry the IQ adjustment.

○I/Q adjustment flow




●VCO Adjustment

In order to compensate VCO operation margin, optimized capacitance compensation value should be set in each TX/RX operation and frequency. This capacitance compensation value can be acquired by VCO calibration.
By performing VCO calibration when power-up or reset, acquired capacitance compensation values for upper limit and lower limit of operation frequency range (for both TX/RX), based on this value optimised capacitance value is applied during TX/RX operation.

○VCO adjustment flow

The following flow is the procedure for acquiring capacitance compensation value when power-up or reset.



(Note)
VCO calibration should be performed only during IDLE state .

VCO calibration is necessary every 2.6ms to 8.8ms.

After completion, capacitance compensation values are stored in the following registers.

Capacitance compensation value at low limit frequency: [VCAL_MIN: B1 0x52]

Capacitance compensation value at upper limit frequency: [VCAL_MAX: B1 0x53]

In actual operation, based on the 2 compensation values, the most optimized capacitance value for the frequency is calculated and applied. The calculated value is stored in [VCO_CAL: B0 0x6E] register.

By evaluation stage, if below values are stored in the MCU memory and uses these values upon reset or power-up, calibration operation can be omitted.

Registers to be saved in the MCU memory.

[VCO_CAL_MIN_I: B1 0x4D]

[VCO_CAL_MIN_FH: B1 0x4E]

[VCO_CAL_MIN_FM: B1 0x4F]

[VCO_CAL_MIN_FL: B1 0x50]

[VCO_CAL_MAX_N: B1 0x51]

[VCAL_MIN: B1 0x52]

[VCAL_MAX: B1 0x53]

Even after the VCO calibration is performed, VCO adjustment voltage may be out of the optimum function range due to temperature change after the calibration. This LSI has a function which detects whether the VCO adjustment voltage is out of the optimum function range to display it in a register and notify MCU of it using an interrupt. This function is valid when VTUNE_COMP_ON[VTUNE_COMP_ON: B2 0x40(5)] = 0b1.

VCO adjustment voltage lower limit threshold display: VTUNE_COMP_L[VCO_VTRSLT: B0 0x40(0)]

VCO adjustment voltage upper limit threshold display: VTUNE_COMP_H[VCO_VTRSLT: B0 0x40(1)]

Out of VCO adjustment voltage range detection and interrupt notification setting:

VTUNE_INT_ENB[VCO_VTRSLT: B0 0x40(2)]

PLL lock detection setting: PLL_LD_EN[PLL_LOCK_DETECT: B1 0x0B(7)]

VTUNE_COMP_L [VCO_VTRSLT: B0 0x40(0)]	VTUNE_COMP_H [VCO_VTRSLT: B0 0x40(1)]	VCO adjustment voltage state
0	0	Within optimum function range
0	1	Out of optimum function range (over upper limit)
1	0	Out of optimum function (under lower limit)
1	1	Abnormal state

When detecting out of VCO adjustment voltage range, it is notified using the PLL unlock detection interrupt (INT2[INT_SOURCE_GRP1: B0 0x0D(2)]).

(Note)

1. For lower limit frequency, please use frequency at least 400kHz lower than operation frequency.
2. Upper limit frequency should be selected so that operation frequency is in the frequency range.
3. In case of like a channel change, if the setting frequency is outside of calibration frequency range, calibration has to be performed again with proper frequency.
4. When VCO is out of optimum function range, that is, 0b1 is indicated by either VTUNE_COMP_L/VTUNE_COMP_H, an RF operation can cause PLL unlock due to less VCO operation margin. Be sure to perform the calibration again or change the calibration value to ensure enough VCO operation margin.
5. PLL unlock detection interrupt (INT2[INT_SOURCE_GRP1: B0 0x0D(2)]) occurs due to the following two causes. The following tables show the LSI operation after interrupt generation for the PLL lock detection setting PLL_LD_EN([PLL_LOCK_DETECT: B1 0x0B(7)]) and detection timing of each cause.

•PLL When unlock occurs

LSI state	PLL unlock detection period	PLL lock detection setting and LSI operation after interrupt generation	
		PLL_LD_EN[PLL_LOCK_DETECT:B1 0x0B(7)] = 0b1	PLL_LD_EN[PLL_LOCK_DETECT:B1 0x0B(7)] = 0b0
TX	PA_ON = "H" period	Interrupt occurs, and TX is stopped forcibly	Interrupt occurs, and TX is continued
RX	RX enable = "H" period	Interrupt occurs, and RX is continued	Interrupt occurs, and RX is continued

•When VCO adjustment voltage is out of optimum operation range

LSI state	VCO adjustment voltage judgment timing	PLL lock detection setting and LSI operation after interrupt generation	
		PLL_LD_EN[PLL_LOCK_DETECT:B1 0x0B(7)] = 0b1	PLL_LD_EN[PLL_LOCK_DETECT:B1 0x0B(7)] = 0b0
TX	PA_ON rise	Interrupt occurs, and TX is stopped forcibly	Interrupt occurs, and TX is continued
RX	RX enable rise	Interrupt occurs, and RX is continued	Interrupt occurs, and RX is continued

○VCO lower limit frequency setting

VCO lower limit frequency can be set as described in the "channel frequency setting". I is set to [VCO_CAL_MIN_I:B1 0x4D] register, F is set to [VCO_CAL_MIN_FH:B1 0x4E], [VCO_CAL_MIN_FM:B1 0x4F], [VCO_CAL_MIN_FL:B1 0x50] registers in MSB – LSB order.

example) If operation low limit frequency is 426.6MHz, setting value should be lower than 400kHz, Then in following example, lower limit frequency is set to 426MHz, master clock frequency is 24MHz.

$$I = 426\text{MHz}/24\text{MHz (Integer part)} = 17(0x11)$$

$$F = (426\text{MHz}/24\text{MHz} - 17) * 2^{20} \text{ (Integer part)} = 786432 (0xC0000)$$

Setting values for each register is as follows:

[VCO_CAL_MIN_I] = 0x11
[VCO_CAL_MIN_FH] = 0x0C
[VCO_CAL_MIN_FM] = 0x00
[VCO_CAL_MIN_FL] = 0x00

○VCO upper limit frequency setting

VCO upper limit frequency is calculated as following formula, based on low limit frequency value and VCO_CAL_MAX_N[3:0] ([VCO_CAL_MAX_N: B1 0x51(3-0)]).

$$\text{VCO calibration upper limit frequency} = \text{VCO calibration low limit frequency (B1 0x4D-0x50)} + \Delta F(\text{B1 0x51})$$

ΔF is defined in the table below.

VCO_CAL_MAX_N[3:0]	ΔF [MHz]
0b0000	0
0b0001	0.75
0b0010	1.5
0b0011	3
0b0100	6
0b0101	12
0b0110	24
0b0111	48
Other than above	prohibited

●Energy Detection Value (ED Value) Adjustment


[ED value adjustment]

ED value is calculated by RSSI signal (analog signal) from RF part.
By performing the following adjustment, it is possible to correct the variation in LSIs.
The gain adjustment and related registers are described below.

In order to cover wider input range, gain should be changed at given point. Threshold for gain change points are set by [GAIN_HTOL: B1 0x0C] and [GAIN_LTOH: B1 0x0D]. [RSSI_ADJ_L: B1 0x11] is used to add values to maintain linearity when changing gain. RSSI slope can be set to [RSSI_MAG_ADJ: B1 0x13] so that ED value can be between 0x00(min) and 0xFF(max). Please set to these registers based on the “Initialization table”. Do not change the setting of these registers for tuning.

Adjusting the input level variation for the same input level can be set to [RSSI_ADJ: B0 0x66]. However, this corrects the value before the tilt is set by [RSSI_MAG_ADJ: B1 0x13]. However, if positive value is set, ED value cannot be decreased down to 0x00 at low input signal level. If negative value is set, ED value cannot be increased up to 0xFF.

RSSI_ADJ changes by setting of channel filter bandwidth and internal gain. It is necessary to adjust RSSI_ADJ every data rate or channel filter bandwidth setting. Further, the recommended value every data rate is specified in “Initialization table”.




Operation in the High gain range: RSSI value > GAIN_HTOL, and move to Low gain.
Operation in the Low gain range: GAIN_LTOH ≥ RSSI value, and move to High gain.

●Oscillation Circuit Adjustment

In case of using a crystal oscillator, crystal oscillator frequency deviation can be tuned by adjusting load capacitance of XIN pin (pin#5) and XOUT pin (pin #6). Load capacitance can be adjusted by [OSC_ADJ1: B0 0x62] and [OSC_ADJ2: B0 0x63]. [OSC_ADJ1: B0 0x62] is coarse and [OSC_ADJ2: B0 0x63] is fine.

The relationship between the adjustment register value and the oscillation frequency is shown in the figure below.



●TRX Frequency Adjustment

An offset of TRX frequency caused by master clock deviation can be adjusted by registers `FREQ_ADJ_SIGN` ([`FREQ_ADJ_H`: B1 0x42(7)]) and `FREQ_ADJ` [9:0] ([`FREQ_ADJ_H/L`: B1 0x42(1-0)/0x43]).

If PLL dividing setting is set by [`PLL_DIV_SET`: B1 0x1A], replace f_{ref} with F_{MCK1}/N_{div} in the following formula. For details, please refer to the “Channel frequency setting”.

The value for `FREQ_ADJ` [9:0] is calculated by the following formula.

$$FREQ_ADJ = round \left[\left\{ \frac{f_{adj}}{f_{ref}} \right\} \cdot 2^{20} \right]$$

Then

`FREQ_ADJ` : value to adjust an offset of TRX frequency,

f_{adj} : An offset of TRX frequency [MHz],

f_{ref} : reference frequency for PLL (= master clock frequency: F_{MCK1}),

`round` [] : round to closest integer.

[Example]

When adjust +1kHz (= f_{adj}) under condition of master clock is 24MHz, the calculations are as follows.

$$FREQ_ADJ = round \left[\left\{ \frac{0.001MHz}{24MHz} \right\} \cdot 2^{20} \right] = 44 \text{ (0x02C)}$$

Then set register values to

[`FREQ_ADJ_H`: B1 0x42] = 0x80,

[`FREQ_ADJ_L`: B1 0x43] = 0x2C.

The master clock deviation also can be adjusted by the “Oscillation Circuit Adjustment”.

■Resister Setting

●Initilaization Table

ML7345 needs initilaization. For the value to each register, please refer to the “ML7345_Initilaization_Table” and “ML7345_RegisterSettingTool”.

●BER Measurement Setting

The following registers setting are necessary for RX side when BER measurement equipment is connected.

[DIO_SET: B0 0x0C] = 0x40

[MON_CTRL: B0 0x4D] = 0x80

[GPIO0_CTRL: B0 0x4F] to [GPIO3_CTRL: B0 0x52] for setting DCLK/DIO output pins.

[GAIN_HOLD: B1 0x0E] = 0x00

When termiate BER measurement and reurn from RX state, Force TRX_OFF should be issued by SET_TRX[3:0] ([RF_STATUS:B0 0x0b(3-0)] = 0b0011.

●Wireless M-Bus Mode Setting

The following parameter tables are example for programing each Wireless M-Bus mode (N/F).

○Mode N

(Channel frequency: 169.40625MHz, Modulation: 2GFSK, Data rate: 4.8kbps)

TX/RX parameter	Register		Setting
	Name	Address	
TX frequency	TXFREQ_I	B1 0x1B	T.B.D.
	TXFREQ_FH	B1 0x1C	T.B.D.
	TXFREQ_FM	B1 0x1D	T.B.D.
	TXFREQ_FL	B1 0x1E	T.B.D.
RX frequency	RXFREQ_I	B1 0x1F	T.B.D.
	RXFREQ_FH	B1 0x20	T.B.D.
	RXFREQ_FM	B1 0x21	T.B.D.
	RXFREQ_FL	B1 0x22	T.B.D.
Channel spacing	CH_SPACE_H	B1 0x23	T.B.D.
	CH_SPACE_L	B1 0x24	T.B.D.
PLL frequency division setting	PLL_DIV_SET	B1 0x1A	T.B.D.
Data rate	DRATE_SET	B0 0x06	T.B.D.
Preamble pattern/ Modulation scheme/encoding scheme	DATA_SET1	B0 0x07	T.B.D.
Searching two SyncWords/Multi-value FSK	DATA_SET2	B0 0x08	T.B.D.
Frequency deviation (GFSK)	GFSK_DEV_H	B1 0x30	T.B.D.
	GFSK_DEV_L	B1 0x31	T.B.D.
Preamble length	TXPR_LEN_H	B0 0x42	T.B.D.
	TXPR_LEN_L	B0 0x43	T.B.D.
SyncWord length	SYNC_WORD_LEN	B1 0x25	T.B.D.
SyncWord pattern 1	SYNC_WORD1_SET0	B1 0x27	T.B.D.
	SYNC_WORD1_SET1	B1 0x28	T.B.D.
	SYNC_WORD1_SET2	B1 0x29	T.B.D.
	SYNC_WORD1_SET3	B1 0x2A	T.B.D.
SyncWord pattern 2	SYNC_WORD2_SET0	B1 0x2B	T.B.D.
	SYNC_WORD2_SET1	B1 0x2C	T.B.D.
	SYNC_WORD2_SET2	B1 0x2D	T.B.D.
	SYNC_WORD2_SET3	B1 0x2E	T.B.D.
Demodulator adjustment 1	DEMOD_SET1	B1 0x57	T.B.D.
Demodulator adjustment 2	DEMOD_SET2	B1 0x58	T.B.D.
Demodulator adjustment 3	DEMOD_SET3	B1 0x59	T.B.D.
Demodulator adjustment 6	DEMOD_SET6	B1 0x5C	T.B.D.
Demodulator adjustment 7	DEMOD_SET7	B1 0x5D	T.B.D.
Demodulator adjustment 8	DEMOD_SET8	B1 0x5E	T.B.D.
Demodulator adjustment 9	DEMOD_SET9	B1 0x5F	T.B.D.

◦Mode F

TX/RX parameter	Register		Setting
	Name	Address	
TX frequency	TXFREQ_I	B1 0x1B	T.B.D.
	TXFREQ_FH	B1 0x1C	T.B.D.
	TXFREQ_FM	B1 0x1D	T.B.D.
	TXFREQ_FL	B1 0x1E	T.B.D.
RX frequency	RXFREQ_I	B1 0x1F	T.B.D.
	RXFREQ_FH	B1 0x20	T.B.D.
	RXFREQ_FM	B1 0x21	T.B.D.
	RXFREQ_FL	B1 0x22	T.B.D.
Data rate	DRATE_SET	B0 0x06	T.B.D.
Preamble pattern/ Modulation scheme/encoding scheme	DATA_SET1	B0 0x07	T.B.D.
Searching two SyncWords	DATA_SET2	B0 0x08	T.B.D.
Frequency deviation (GFSK)	GFSK_DEV_H	B1 0x30	T.B.D.
	GFSK_DEV_L	B1 0x31	T.B.D.
Frequency deviation (FSK)	FSK_DEV0_H/GFIL0	B1 0x32	T.B.D.
	FSK_DEV0_L/GFIL1	B1 0x33	T.B.D.
	FSK_DEV1_H/GFIL2	B1 0x34	T.B.D.
	FSK_DEV1_L/GFIL3	B1 0x35	T.B.D.
	FSK_DEV2_H/GFIL4	B1 0x36	T.B.D.
	FSK_DEV2_L/GFIL5	B1 0x37	T.B.D.
	FSK_DEV3_H/GFIL6	B1 0x38	T.B.D.
	FSK_DEV3_L	B1 0x39	T.B.D.
	FSK_DEV4_H	B1 0x3A	T.B.D.
	FSK_DEV4_L	B1 0x3B	T.B.D.
Frequency deviation time (FSK)	FSK_TIM_ADJ0	B1 0x3C	T.B.D.
	FSK_TIM_ADJ1	B1 0x3D	T.B.D.
	FSK_TIM_ADJ2	B1 0x3E	T.B.D.
	FSK_TIM_ADJ3	B1 0x3F	T.B.D.
	FSK_TIM_ADJ4	B1 0x40	T.B.D.
Preamble length	TXPR_LEN_H	B0 0x42	T.B.D.
	TXPR_LEN_L	B0 0x43	T.B.D.
SyncWord length	SYNC_WORD_LEN	B1 0x25	T.B.D.
SyncWord pattern 1(*1)	SYNC_WORD1_SET0	B1 0x27	T.B.D.
	SYNC_WORD1_SET1	B1 0x28	T.B.D.
	SYNC_WORD1_SET2	B1 0x29	T.B.D.
	SYNC_WORD1_SET3	B1 0x2A	T.B.D.
SyncWord pattern 2(*1)	SYNC_WORD2_SET0	B1 0x2B	T.B.D.
	SYNC_WORD2_SET1	B1 0x2C	T.B.D.
	SYNC_WORD2_SET2	B1 0x2D	T.B.D.
	SYNC_WORD2_SET3	B1 0x2E	T.B.D.
Postamble setting	POSTAMBLE_SET	B0 0x44	T.B.D.
Demodulator adjustment 1	DEMOD_SET1	B1 0x57	T.B.D.
Demodulator adjustment 2	DEMOD_SET2	B1 0x58	T.B.D.
Demodulator adjustment 3	DEMOD_SET3	B1 0x59	T.B.D.
Demodulator adjustment 6	DEMOD_SET6	B1 0x5C	T.B.D.
Demodulator adjustment 7	DEMOD_SET7	B1 0x5D	T.B.D.
Demodulator adjustment 8	DEMOD_SET8	B1 0x5E	T.B.D.
Demodulator adjustment 9	DEMOD_SET9	B1 0x5F	T.B.D.

■Flowchart


Category	Condition 1	Condition 2	Name of flow
Turn on sequence	-	-	(1) Initialization flow
TX/RX common Sequence	-	-	(1) RF state transition wait
TX Sequence	DIO mode	-	TX (1) DIO mode
	FIFO mode	Under 64bytes	TX (2) FIFO mode
		65bytes or more (FAST_TX)	TX (3) FIFO mode
	Automatic TX	-	TX (4) automatic TX
RX Sequence	DIO mode	-	RX (1) DIO mode
	FIFO mode	Under 64bytes	RX (2) FIFO mode
		65bytes or mode	RX (3) FIFO mode
	ACK transmission	-	RX (4) ACK transmission
	Field check	-	RX (5) Field checking
	CCA	Normal mode	RX (6) CCA normal mode
		Continuous execution mode	RX (6) CCA continuous execution mode
		IDLE detection mode	RX (6) CCA IDLE detection mode
	High speed carrier checking	-	RX (7) high speed carrier checking
	ED-SCAN	-	RX (8) ED-SCAN
	Antenna diversity	Execute diversity	RX (9) antenna diversity
SLEEP Sequence	SLEEP	-	(1) SLEEP
	Wake-up timer	-	(2) Wake-up timer
Error Process	Sync error	-	(1) CRC/Sync error
	TX FIFO access error	-	(2) TX FIFO access error
	RX FIFO access error	-	(3) RX FIFO access error
	PLL unlock	-	(4) PLL unlock
Data Rate Change Sequence	-	-	(1) Change Data Rate

●Turn On Sequence

(1) Initializing flow

In initialization status, Interrupt process, registers setting, VCO calibration are necessary.

- (1) Interrupt process
- Upon reset, all interrupt notification settings ([INT_EN_GRP1-3: B0 0x10-0x12]) are disabled.
- After hard reset is released, INT[0] (group1: clock stabilization completion interrupt) and INT[1] (group1: VCO calibration completion / Fuse access completion interrupt) will be detected. INT[0] and INT[1] should be enabled by [INT_EN_GRP1:B0 0x10] register.
- (2) Registers setting
- After hard reset is released, all registers in BANK0 and BANK1 except FIFO access registers ([WR_TX_FIFO: B0 0x7C] and [RD_FIFO: B0 0x7F]), are accessible before INT[0] notification.
- (3) VCO calibration
- VCO calibration is executed after setting upper and low limit of the operation frequency.
- For details, please refer to the “VCO adjustment”.



●TX/RX Common Sequence

(1) RF state transition wait


If below setting for RF state change is selected, please confirm the completion of RF state transtion by INT[3] (group1: RF state transtion completion interrupt).

- RF state transition by [RF_STATUS: B0 0x0B]
- RF state transition by [RF_STATUS_CTRL: B0 0x0A]
 - FAST_TX mode setting
 - automatic TX setting
 - RF state setting after TX completion
 - RF state setting after RX completion
- RF state modification by wake-up timer setting

i) TRX_OFF flow


RF state change by [RF_STATUS: B0 0x0B]

SET_TRX[3:0] = 0b1000




RF state change by [RF_STATUS_CTRL: B0 0x0A]

TXDONE_MODE[1:0] = 0b00




RXDONE_MODE[1:0] = 0b00




ii) TX_ON flow
RF state transition change by [RF_STATUS: B0 0x0B]

SET_TRX[3:0] = 0b1001




RF state transition by [RF_STATUS_CTRL]register(B0 0x0A)

RXDONE_MODE[1:0] = 0b10




FAST_TX_EN = 0b1 and
AUTO_TX_EN = 0b1



iii) RX_ON flow


RF state change by [RF_STATUS: B0 0x0B]

SET_TRX[3:0] = 0b0110




RF state change by [RF_STATUS_CTRL: B0 0x0A]

TXDONE_MODE[1:0] = 0b10



iv) Wake-up flow


The following flow does not apply to the case when waiting for INT[13] (group 2: SyncWord detection interrupt.) after wake-up.



● TX Sequence

(1) DIO mode


DIO(TX) mode can be selected by setting TXDIO_CTRL[1:0]([DIO_SET: B0 0x0C(5-4)]) = 0b01 or 0b10. In DIO mode, when issuing TX_ON by [RF_STATUS:B0 0x0B] register, data input on the pin related DIO will be transmitted to the air. After TX completion, TRX_OFF should be issued by [RF_STATUS:B0 0x0B] register.



- *1 DIO/DCLK pins are defined as follows:
[GPIO0_CTRL: B0 0x4E]
[GPIO1_CTRL: B0 0x4F]
[GPIO2_CTRL: B0 0x50]
[GPIO3_CTRL: B0 0x51]
[EXT_CLK_CTRL: B0 0x52]
[SPI/EXT_PA_CTRL: B0 0x53]
- *2 Preamble, SyncWord is transmitted based on the following registers.
Preamble [DATA_SET1: B0 0x07]
[TXPR_LEN_H/L: B0 0x42-43]
SyncWord [SYNCWORD1_SET0-3: B1 0x27-2A]
[SYNCWORD2_SET0-3: B1 0x2B-2E]
[SYNC_WORD_LEN: B1 0x25]
[DATA_SET2: B0 0x08]
- *3 Timing up to DCLK output varies depending on TX preamble, SFC, data rate.
- *4 TX data must be input at falling edge of DCLK.
- *5 Please refer to RF state transition wait flow.


(2) FIFO mode (less than 64bytes)

FIFO mode (packet mode) can be selected by setting TXDIO_CTRL[1:0]([DIO_SET: B0 0x0C(5-4)]) = 0b00. In FIFO mode, data is written to the TX_FIFO by [WR_TX_FIFO:B0 0x7C] register. After writing full data of a packet, issuing TX_ON by [RF_STATUS:B0 0x0B] register. Following preamble/SyncWord, TX_FIFO data is transmitted to the air. Upon TX completion interrupt (INT[16] group 3) occurs, interrupt must be cleared. If the next TX packet is sent, the next TX packet data is written to the TX_FIFO. If RX is expected after TX, RX_ON should be issued by [RF_STATUS: B0 0x0B] register. TX can be terminated by issuing TRX_OFF by [RF_STATUS:B0 0x0B] register.




(3) FIFO mode (65bytes or more)

The Host must write TX data to the TX_FIFO while checking INT[5] (group1: FIFO-Full interrupt) and INT[4] (group1: FIFO-Empty interrupt) in order to avoid FIFO-Overflow or FIFO-Underflow. Other operations are identical to the FIFO mode (less than 64bytes). Enabling FAST_TX mode by FAST_TX_EN ([RF_STATUS_CTRL: B0 0x0A(5)] = 0b1, TX will start when data amount written to the FIFO exceeds the bytes+1 in the [TXFIFO_THRL: B0 0x18].



(4) Automatic TX (less than 64bytes)

If AUTO_TX_EN([RF_STATUS_CTRL: B0 0x0A(4)] = 0b1, TX starts automatically when FIFO is filled with data equivalent to the Length. After TX completion, RF state transition setting is by TXDONE_MODE ([RF_STATUS_CTRL: B0 0x0A(1:0)]).




●RX Sequence

(1) DIO mode

DIO mode can be selected by setting RXDIO_CTRL[1:0]([DIO_SET: B0 0x0C(7-6)]) = 0b10/0b11. Upon setting DIO mode and issuing RX_ON by [RF_STATUS:B0 0x0B] register, SyncWord detection will be started.


○DIO outmupt mode 1 operation

While RXDIO_CTRL[1:0] = 0b10, after SyncWord pattern detection, RX data will be stored into the RX_FIFO. RX data stored in the RX_FIFO is output through DIO pins, if setting DIO_START ([DIO_SET: B0 0x0C(0)]) = 0b1. Upon RX completion, if more data is to be received, by setting DIO_RX_COMPLETE([DIO_SET: B0 0x0C(2)]) = 0b1 (DIO RX completion), the next packet will be ready to receive. In case of TRX_OFF, issuing TRX_OFF by [RF_STATUS:B0 0x0B] register.




○DIO outmupt mode 2 operation

While RXDIO_CTRL[1:0] = 0b11, RX data (after L-field) will be stored into the RX_FIFO. RX data stored in the RX_FIFO is output through DIO pins, if setting DIO_START ([DIO_SET: B0 0x0C(0)]) = 0b1. Upon outputting RX data defined by L-field, RX is completed and generate RF completion interrupt (INT[8] group2). In case of TRX_OFF, issuing TRX_OFF by [RF_STATUS:B0 0x0B] register.




(2) FIFO mode (less than 64bytes)

FIFO mode can be selected by RXDIO_CTRL[1:0]([DIO_SET: B0 0x0C(7-6)]) = 0b00. After SyncWord detection, RX data will be stored into the RX_FIFO. Upon Data RX completion interrupt (INT[8] group2) occurs, the host will read RX data from [RD_FIFO:B0 0x7F] registers. If CRC errors interrupt (INT[9] group2) is generated, the next packet can be ready to receive without reading all current RX data by setting STATE_CLR1 [STATE_CLR: B0 0x16(1)](RX FIFO pointer clear). If FIFO-Full trigger and FIFO-Empty trigger are not used, please set 0b0 to both RXFIFO_THRH_EN([RXFIFO_THRH: B0 0x19(7)]) and RXFIFO_THRL_EN([RXFIFO_THRL: B0 0x1A(7)]) .




(3) FIFO mode (more than 65bytes)

The Host must read RX data from the RX_FIFO while checking INT[5] (group1: FIFO-Full interrupt) and INT[4] (group1: FIFO-Empty interrupt) in order to avoid FIFO-Overflow or FIFO-Underflow. Other operations are identical to the FIFO mode (less than 64bytes).



(4) ACK transmission

ACK TX flow is as follows. During RX, ACK frame can be set in the TX FIFO.




(Note)

If setting “FAST_TX_EB = 0b1” or “AUTO_TX_EN = 0b1 or “RXDONE_MODE[1:0] = 0b01 (move to TX state)” at the [RF_STATUS:CTRL:B0 0x0A] register, moving to TX_ON state automatically after RX completion in above flowchart.

Even if CRC error occurs, moving to TX_ON state. Since CRC errors interrupt (INT[9] group2) and RX completion interrupt (INT[8] group2) occur almost same timing, Therefore in case of CRC error interrupt occurs, Force_TRX_OFF should be issued by [RF_STATUS:B0 0x0B] register withing the transition time from RX state to TX state(1.188ms), and clear TX FIFO pointer by [STATE_CLR:B0 0x16] register. When it is hard to issue Force_TRX_OFF during the transition time due to MCU performance, “FAST_TX”, “AUTO_TX” and “move to TX state after RX completion” should be disabled. (In “FAST_TX”, transmitting condition depends on [TXFIFO_THRL:B0 0x18] register.)

(5) Field checking

After enabling Filedcheck functions, issuing RX_ON by [RF_STATU:B0 0x0B] register. According to the setting of CA_INT_CTRL ([C_CHECK_CTRL:B0 0x1B(6)], filed checking result (match or no match) can be notified by the interrupt INT[14](group2: Filed checking interrupt). Numbers of unmatched packets can be counted and stored into [ADDR_CHK_CTR_H/L: B1 0x62/0x63]) registers. This counter can be cleared by STATE_CLR4[STATE_CLR: B0 0x16(4)](Address check counter clear).




(6) CCA

○Normal mode

After setting CCA_EN([CCA_CTRL: B0 0x39(4)]) = 0b1, issuing RX_ON by [RF_STATU:B0 0x0B] register. Comparing aquired ED average value with CCA threshold value in [CCA_LVL: B0 0x37] register and noitce the result. After CCA execution,CCA_EN is turned disable and RF maintaind RX_ON.


Even if set CCA_EN = 0b1 in the RX_ON state, CCA execution is possible. CCA execution is also possible during diversity. In this case, after CCA completion, diversity will be resumed automatically.

CCA can be performed during diversity search as well. In this case, diversity search is automatically restarted after CCA completion.




Continuous mode

Continuous CCA mode is executed by issuing RX_ON by [RF_STATU:B0 0x0B] register after setting CCA_EN([CCA_CTRL: B0 0x39(4)]) = 0b1 and CCA_CPU_EN([CCA_CTRL: B0 0x39(5)]) = 0b1. In this mode, CCA continues until CCA_STOP([CCA_CTRL: B0 0x39(7)]) = 0b1 is set. CCA completion interrupt (INT[18]: group3) is not generated. During CCA execution, CCA_RSLT([CCA_CTRL: B0 0x39(1-0)]), [CCA_PROG_L: B0 0x3E], [CCA_PROG_H: B0 0x3D] are constantly updated. The value will be kept by setting CCA_STOP([CCA_CTRL: B0 0x39(7)]) = 0b1.




○IDLE detection mode

CCA is continuously executed until IDLE is detected. CCA (IDLE detection mode) will be executing by issuing RX_ON by [RF_STATU:B0 0x0B] register after setting CCA_EN([CCA_CTRL: B0 0x39(4)]) = 0b1, CCA_IDLE_EN ([CCA_CTRL: B0 0x39(6)]) = 0b1.




(7) High speed carrier checking mode

This mode is used for deciding whether continuing RX state or stoping RX state during RX state, based on RSSI level and SyncWord detection time. The value set in the [CCA_LVL:B0 0x37] register is used for RSSI level decision, continuous operation timer is used for SyncWord detection time decision. After decision, operation will automaticall switch to – either SLEEP state or RX state.



(8) ED-SCAN

ED value will be automatically acquired by issuing RX_ON by [RF_STATU:B0 0x0B] register after setting ED_CALC_EN ([ED_CTRL: B0 0x41(7)]) = 0b1. ED value is constantly updated when ED_RSLT_SET([ED_CTRL:B0 0x41(3)]) = 0b0.



(*1) general purpose timer setting example

If 250μs wait is programmed using general purpose timer 1, The following registers can be used.

[GT_CLK_SET:B0 0x33] = 0x01(128 division)


[GT_INTERVAL1:B0 0x34] = 0x04(timer setting)

[GT_SET:B0 0x32] = 0x03(2MHz clock, timer start)

(9) Antenna diversity

After setting 2DIV_EN([2DIV_CTRL:B0 0x48(0)]) = 0b1,issuing RX_ON by [RF_STATU:B0 0x0B] register. Antennas are switched to acquire each ED value, the antenna with higher ED value will be automatically selected.


ED values ([ANT1_ED: B0 0x4A/ANT2_ED: B0 0x4B]) from diversity antennas and 2DIV_RSLT ([2DIV_RSLT: B0 0x49(1-0)]) will be updated, upon SyncWord detection. If Diversity detection completion interrupt - INT[10]([INT_SOURCE_GRP2: B0x0E(2)]) is cleared, ED values - ([ANT1_ED: B0 0x4A/ANT2_ED: B0 0x4B]) by diversity and diversity antenna result -2DIV_RSLT([2DIV_RSLT: B0 0x49(1-0)]) will be cleared.



●SLEEP Sequence

(1) SLEEP

SLEEP can be executed by setting SLEEP_EN([SLEEP/WU_SET:B0 0x2D(0)]) = 0b1. SLEEP can be released by setting SLEEP_EN = 0b0. If VCO calibration automatic execution setting AUTO_VCOCAL_EN([VCO_CAL_START:B0 0x6F(4)]) = 0b1, VCO calibration is performed after clock stabilization completion interrupt (INT[0] group1) from SLEEP release automatically.



(2) Wake-up timer


By setting the following registers, automatically wake-up to RX_ON state after SLEEP. After SyncWord detection interrupt (INT[13]: group2), wait receiving RX completion interrupt(INT[8]: group2). After RX completion, determine a Field check interrupt (INT[14]: group2). As the result of the Field check, read RX data for address match, or execute STATE_CLR1([STATE_CLR: B0 0x16(1)])(RX FIFO clear) otherwise. In order to re-enter SLEEP state, execute SLEEP command (SLEEP_EN[SLEEP/WU_SET: B0 0x2D(0)]) after clearing all interrupts in INT group2. If SyncWord cannot be detected, automatically go back to SLEEP state after continuous operation timer-up.

Wake-up timer setting

```
WAKEUP_EN([SLEEP_SET:B0 0x2D(4)]) = 0b1
RX_DURATION_EN([SLEEP_SET:B0 0x2D(5)]) = 0b1
WAKEUP_MODE([SLEEP_SET:B0 0x2D(6)]) = 0b0
[WUT_CLK_SET:B0 0x2E]
[WUT_INTERVAL_H:B0 0x2F]
[WUT_INTERVAL_L:B0 0x30]
[RX_DURATION:B0 0x31]
```

Field check function setting

```
[C_CHECK_CTR:B0 0x1B]
[M_CHECK_CTRL:B0 0x1C]
[A_CHECK_CTRL:B0 0x1D]
[C_FIELD_WORD1:B0 0x1E] to
[C_FIELD_WORDS5:B0 0x22]
[M_FIELD_WORD1:B0 0x23] to
[M_FIELD_WORD4:B0 0x26]
[A_FIELD_WORD1:B0 0x27] to
[A_FIELD_WORD6:B0 0x2C]
```




●Error Process

(1) Sync error

When out-of-sync is detected during data reception after SyncWord detection, Sync error interrupt (INT[15] group2) will be generated, RX completion interrupt (INT[8]: group2) will not be generated. If Sync error interrupt occurs, clear Sync error interrupt.

“data reception” indicates receiving data (L-field, data, CRC). after SyncWord detection.



(Note)

When Sync error is detected in FIFO mode, this LSI presumes the packet to be invalid and stops storing received data in FIFO and clears RX FIFO control information, such as the number of received data, FIFO data usage, etc.

If FIFO read is performed at this point, invalid FIFO data usage and RX FIFO access error is indicated because there is no RX data in FIFO.

In order to receive the next packet correctly, please start RX after clearing RX FIFO([STATE_CLR:B0 0x16]) and RX FIFO access error interrupt (INT[12]).

When Sync error is occurred, this LSI continues RXON and enters SyncWord detection state just after Sync error interrupt in order to prepare the next packet reception.

Please perform RX FIFO pointer clear ([STATE_CLR:B0 0x16]) and clear all the RX related interrupts ([INT_SOURCE_GRP2:B0 0x0E]).

The internal state of FIFO control at Sync error occurrence and the process needed for enabling the next packet reception are as follows.

FIFO processing after Sync error occurrence	FIFO processing after SyncWord detection to Sync error occurrence	Internal state	Precess required for the next packet reception
No FIFO read	No FIFO read	Since no FIFO read is performed before Sync error occurrence, FIFO read pointer keeps the initial value.	The next packet can be read correctly without RX FIFO clear. Clear RX related interrupts ([INT_SOURCE_GRP2:B0 0x0E]) in order to enable the interrupts needed for the packet reception.
	FIFO readed	Since FIFO read is performed before Sync error occurrence, FIFO read pointer is different from the initial value.	In order to read the next packet data correctly, FIFO read pointer must be initialized. Therefore,RX FIFO pointer clear ([STATE_CLR:B0 0x16]) is indispensable. In addition, clear RX related interrupts ([INT_SOURCE_GRP2:B0 0x0E]) in order to enable the interrupts needed for the packet reception.
FIFO readed	No FIFO read or FIFO readed	Since FIFO read is performed without reception data, invalid FIFO data usage and RX FIFO access error is indicated. FIFO read pointer is difference from the initial value.	


(2) TX FIFO access error

If one of the following conditions is met, TX FIFO access error interrupt (INT[20]: group3) will be generated.

- After TX Data request accept completion interrupt (INT[17]: group3) was generated, next packet is written to the TX_FIFO without transmitting the current TX data.
- Data write overflow occurs to the TX_FIFO.
- No TX data in the TX_FIFO during TX data transmission.

When TX FIFO access error interrupt occurs, issuing TRX_OFF after TX completion interrupt(INT[16]: group3) is recognized, or issuing Force_TRX_OFF by [RF_STATUS:B0 0x0B] register without waiting for TX completion interrupt. After that, issuing TX FIFO pointer clear by [STATE_CLR:B0 0x16] register and clear remaining interrupts relative with TX in the [INT_SOURCE_GRP3:B0 0x0F] register.

If TX FIFO access error occurs, subsequent TX data will be inverted. CRC error should be detected at receiver side even if TRX_OFF is issued when TX completion interrupt detected.




(3) RX FIFO access error

If one of the following conditions is met, RX FIFO access error interrupt (INT[12]: group2) will be generated.

- RX data overflow occurs to RX_FIFO
- Read RX_FIFO during no data in the RX_FIFO


When RX FIFO access error interrupt occurs, issuing TRX_OFF after RX completion interrupt (INT[8]: group2) is recognized, or issuing Force_TRX_OFF by [RF_STATUS:B0 0x0B] register without waiting for RX completion interrupt. After that, issuing RX FIFO pointer clear by [STATE_CLR:B0 0x16] register and clear remaining interrupts in the [INT_SOURCE_GRP2:B0 0x0E] register.



(4) PLL unlock detection


○ TX

If PLL unlock is detected during transmission, transmission is stopped and the ML7345 is forced IDLE state. PLL unlock might be caused by incorrect VCO calibration value. Please confirm VCO calibration or perform VCO calibration again. After PLL unlock interrupt occurs, max. 147μs is necessary to move to IDLE state. Please wait for at least 147μs before next TX, RX or VCO calibration is performed.




○ RX

If PLL unlock is detected during reception, it is continued without forcing IDLE state. Clear the PLL unlock detection interrupt ([INT_SOURCE_GRP1:B0 0x0D] INT[2]).



●Data Rate Change Sequence

Change the data rate register in TRX_OFF state.




■Timing Chart

The following are operation timing for major functions.

(Note)

Bold characters indicate pins related signals. Non bold characters indicate internal signals.

●Start-up




*1 : For wake-up timing of VDD and RESETN, please refer to the “Reset Characteristics”.

*2 : When setting XTAL_EN([CLK_SET2: B0 0x03(4)]) = 0b1, it is possible to adjust to 10/50/250/500μs, by setting OSC_W_SEL[1:0]([OSC_W_SEL: B1 0x08(6-5)]).

*3 : [VCO_CAL_START:B0 0x6F] and [RF_STATUS:B0 0x0B] registers access is possible, but process is pending until RF operation wait completion signal is asserted.

*4 : SPI access is prohibited after hard reset release(RESETN pin = “H”) to Clock stabilized completion. SPI access must be performed after confirming Clock stabilized completion by reading INT0[INT_SOURCE_GRP1: B0 0x0D(0)].

●TX



*1 : When TXDONE_MODE[1:0]([RF_STATUS_CTRL: B0 0x0A(1-0)]) = 0b00(default), SET_TRX[3:0]([RF_STATUS: B0 0x0B(3-0)]) will be set to 0x8 (TRX_OFF) automatically, upon detection of TX completion.


*2 : Data TX time calculation is as follows:

$$\text{Data TX time [sec]} = (\text{number of TX bits} + 3) \times 1 \text{ bit TX duration time [sec]}$$

$$1 \text{ bit TX duration time [sec]} = 1 / \text{data rate [bps]}$$


*3 : When setting TXDIO_CTRL[1:0]([DIO_SET: B0 0x0C(5-4)]) = 0b01.

●RX




*1 : When setting RXDIO_CTRL[1:0]([DIO_SET: B0 0x0C(7-6)]) = 0b10 or 0b11.


●Transtion from TX to RX



●Transtion from RX to TX




●Transtion from IDLE to SLEEP




*1 : Clock input should be required for SLEEP transition. If TCXO is stopped during SLEEP state, please wait 1µs after SLEEP command issued (SLEEP_EN([SLEEP/WU_SET: B0 0x2D(0)]) = 0b1) and then stop TCXO.

●Transtion from TX/RX state to SLEEP



*1 : If TCXO is used, , please stop TCXO input after 2µs from INT[3] notification by setting SLEEP command (SLEEP_EN([SLEEP/WU_SET: B0 0x2D(0)]) = 0b1) .


●Transition from SLEEP to IDLE



*1: When setting XTAL_EN([CLK_SET2: B0 0x03(4)]) = 0b1, it is possible to adjust to 10/50/250/500µs , by setting [OSC_W_SEL: B1 0x08(6-5)]. α is oscillation cuircuits start-up time, and max. is 500µs. When using TCXO (TCXO_EN([CLK_SET2:B0 0x03(6)]) = 0b1), clock stabilization time is 5.5µs.

*2: [VCO_CAL_START:B0 0x6F] and [SET_TRX:B0 0x0B] registers access is possible, but process is pending until RF operation wait completion signal is asserted.

●High speed carrier checking mode



*1: Clock input should be required for SLEEP transition. If TCXO is stopped during SLEEP state, please wait 2µs from INT[3] and then stop TCXO.

■Registers

●Registers Map

The ML7345 has four register BANKs whose address range is 0x00-0x7F(128bytes). Grey colours in the table are unused bits or reserved bits . Please use the initial setting value, as reserved bits may be used for functions not open to the customers. It may cause unexpected operation.

Each BANK can be selected by [BANK_SEL] register (B0 0x00, B1 0x00, B2 0x00, B3 0x00), enabling each bank in bit7-4 (B*_ACEN) and specified BANK number to bit3-0. However, BANK2 are not disclosed.

If register’s value is specified in the description, do not change.

BANK0

Address [HEX]	Register name	Description	Bits							
			7	6	5	4	3	2	1	0
00	BANK_SEL	BANK selection								
01	RST_SET	Reset control								
02	CLK_SET1	Clock configuration 1								
03	CLK_SET2	Clock configuration 2								
04	PKT_CTRL1	Packet configuration 1								
05	PKT_CTRL2	Packet configuration 2								
06	DRATE_SET	Data rate setting								
07	DATA_SET1	TX/RX data configuration 1								
08	DATA_SET2	TX/RX data configuration 2								
09	CH_SET	RF channel setting								
0A	RF_STATUS_CTRL	RF status transition control								
0B	RF_STATUS	RF status setting								
0C	DIO_SET	DIO mode configuration								
0D	INT_SOURCE_GRP1	Interrupt status for INT0 to INT7								
0E	INT_SOURCE_GRP2	Interrupt status for INT8 to INT15 (RX)								
0F	INT_SOURCE_GRP3	Interrupt status for INT16 to INT23 (TX)								
10	INT_EN_GRP1	Interrupt enable 1								
11	INT_EN_GRP2	Interrupt enable 2								
12	INT_EN_GRP3	Interrupt enable 3								
13	CRC_ERR_H	CRC error status (high byte)								
14	CRC_ERR_M	CRC error status (middle byte)								
15	CRC_ERR_L	CRC error status (low byte)								
16	STATE_CLR	State clear control								
17	TXFIFO_THRH	TX FIFO-Full level setting								
18	TXFIFO_THRL	TX FIFO-Empty threshold, FAST_TX enable threshold								
19	RXFIFO_THRH	RX FIFO-Full threshold								
1A	RXFIFO_THRL	RX FIFO-Empty threshold								
1B	C_CHECK_CTRL	Control field (C-field) detection setting								
1C	M_CHECK_CTRL	Manufacturer ID field (M-field) detection setting								
1D	A_CHECK_CTRL	Address field (A-field) detection setting								
1E	C_FIELD_CODE1	C-field setting code #1								
1F	C_FIELD_CODE2	C-field setting code #2								
20	C_FIELD_CODE3	C-field setting code #3								
21	C_FIELD_CODE4	C-field setting code #4								
22	C_FIELD_CODE5	C-field setting code #5								
23	M_FIELD_CODE1	M-field 1 st byte setting code 1								
24	M_FIELD_CODE2	M-field 1 st byte setting code 2								
25	M_FIELD_CODE3	M-field 2 nd byte setting code 1								
26	M_FIELD_CODE4	M-field 2 nd byte setting code 2								
27	A_FIELD_CODE1	A-field 1 st byte setting								
28	A_FIELD_CODE2	A-field 2 nd byte setting								
29	A_FIELD_CODE3	A-field 3 rd byte setting								
2A	A_FIELD_CODE4	A-field 4 th byte setting								
2B	A_FIELD_CODE5	A-field 5 th byte setting								
2C	A_FIELD_CODE6	A-field 6 th byte setting								
2D	SLEEP/WU_SET	SLEEP execution and Wake-up operation setting								
2E	WUT_CLK_SET	Wake-up timer clock division setting								
2F	WUT_INTERVAL_H	Wake-up timer interval setting (high byte)								
30	WUT_INTERVAL_L	Wake-up timer interval setting (low byte)								
31	WU_DURATION	Continue operation timer (after Wake-up) setting								
32	GT_SET	General purpose timer configuration								
33	GT_CLK_SET	General purpose timer clock division setting								
34	GT1_TIMER	General purpose timer #1 setting								

BANK0 (continued)

Address [HEX]	Register name	Description	Bits							
			7	6	5	4	3	2	1	0
35	GT2_TIMER	General purpose timer #2 setting								
36	CCA_IGNORE_LVL	ED threshold level setting for excluding CCA judgment								
37	CCA_LVL	CCA threshold level setting								
38	CCA_ABORT	Timing setting for forced termination of CCA operation								
39	CCA_CTRL	CCA control setting and result indication								
3A	ED_RSLT	ED value indication								
3B	IDLE_WAIT_H	IDLE detection period setting during CCA (high byte)								
3C	IDLE_WAIT_L	IDLE detection period setting during CCA (low byte)								
3D	CCA_PROG_H	IDLE detection elapsed time display during CCA (high byte)								
3E	CCA_PROG_L	IDLE detection elapsed time display during CCA (low byte)								
3F	PREAMBLE_SET	Preamble pattern setting								
40	VCO_VTRSLT	VCO adjustment voltage result display								
41	ED_CTRL	ED detection control setting								
42	TXPR_LEN_H	TX preamble length setting (high byte)								
43	TXPR_LEN_L	TX preamble length setting (low byte)								
44	POSTAMBLE_SET	Postamble setting								
45	SYNC_CONDITION1	RX preamble setting and ED control setting								
46	SYNC_CONDITION2	ED threshold setting during synchronization								
47	SYNC_CONDITION3	Error tolerance setting								
48	2DIV_CTRL	Antenna diversity setting								
49	2DIV_RSLT	Antenna diversity result								
4A	ANT1_ED	Acquired ED value by antenna 1 display								
4B	ANT2_ED	Acquired ED value by antenna 2 display								
4C	ANT_CTRL	TX/RX antenna control setting								
4D	MON_CTRL	Monitor function setting								
4E	GPIO0_CTRL	GPIO0 pin (pin#16) configuration setting								
4F	GPIO1_CTRL	GPIO1 pin (pin#17) configuration setting								
50	GPIO2_CTRL	GPIO2 pin (pin#18) configuration setting								
51	GPIO3_CTRL	GPIO3 pin (pin#19) configuration setting								
52	EXTCLK_CTRL	EXT_CLK pin (pin #10) control setting								
53	SPI/EXT_PA_CTRL	SPI interface IO configuration /external PA control setting								
54	CHFIL_BW	Channel filter bandwidth setting								
55	DC_I_ADJ_H	I phase DC offset adjustment setting(high 6bits)								
56	DC_I_ADJ_L	I phase DC offset adjustment setting(low byte)								
57	DC_Q_ADJ_H	Q phase DC offset adjustment setting(high 6bits)								
58	DC_Q_ADJ_L	Q phase DC offset adjustment setting(low byte)								
59	DC_FIL_ADJ	DC offset adjustment filter setting								
5A	IQ_MAG_ADJ_H	IF IQ amplitude balance adjustment (high 4bits)								
5B	IQ_MAG_ADJ_L	IF IQ amplitude balance adjustment (low byte)								
5C	IQ_PHASE_ADJ_H	IF IQ phase balance adjustment (high 4bits)								
5D	IQ_PHASE_ADJ_L	IF IQ phase balance adjustment (low byte)								
5E	IQ_ADJ_WAIT	IF IQ automatic adjustment RSSI acquisition wait time								
5F	IQ_ADJ_TARGET	IF IQ automatic adjustment RSSI judgment threshold								
60	DEC_GAIN	Decimation gain setting								
61	IF_FREQ	IF frequency selection								
62	OSC_ADJ1	Coarse adjustment of load capacitance for oscillation circuits								
63	OSC_ADJ2	Fine adjustment of load capacitance for oscillation circuits								
64	Reserved	Reserved								
65	OSC_ADJ4	Oscillation circuits bias adjustment (high speed start-up)								
66	RSSI_ADJ	RSSI value adjustment								
67	PA_MODE	PA mode setting/PA regulator coarse adjustment								
68	PA_REG_FINE_ADJ	PA regulator fine adjustment								
69	PA_ADJ	PA gain adjustment								
6A-6D	Reserved	Reserved								
6E	VCO_CAL	VCO calibration setting or status indication								

BANK0 (continued)

Address [HEX]	Register name	Description	Bits							
			7	6	5	4	3	2	1	0
6F	VCO_CAL_START	VCO calibration execution								
70	CLK_CAL_SET	Clock calibration setting								
71	CLK_CAL_TIME	Clock calibration time setting								
72	CLK_CAL_H	Clock calibration value readout (high byte)								
73	CLK_CAL_L	Clock calibration value readout (low byte)								
74	Reserved	Reserved								
75	SLEEP_INT_CLR	Interrupt clear setting during SLEEP								
76	RF_TEST_MODE	TX test pattern setting								
77	STM_STATE	State machine status and synchronization status indication								
78	FIFO_SET	FIFO readout setting								
79	RX_FIFO_LAST	RX FIFO data usage status indication								
7A	TX_PKT_LEN_H	TX packet length setting								
7B	TX_PKT_LEN_L	TX packet length setting								
7C	WR_TX_FIFO	TX FIFO								
7D	RX_PKT_LEN_H	RX packet length indication								
7E	RX_PKT_LEN_L	RX packet length indication								
7F	RD_FIFO	FIFO read								

BANK1

Address [HEX]	Register name	Description	Bits							
			7	6	5	4	3	2	1	0
00	BANK_SEL	BANK selection								
01	CLK_OUT	CLK_OUT(GPIO) output frequency setting								
02	TX_RATE_H	TX data rate conversion setting (high 4bits)								
03	TX_RATE_L	TX data rate conversion setting (low byte)								
04	RX_RATE1_H	RX data rate conversion setting 1 (high byte)								
05	RX_RATE1_L	RX data rate conversion setting 1 (low byte)								
06	RX_RATE2	RX data rate conversion setting 2								
07	Reserved	Reserved								
08	OSC_W_SEL	Clock stabilization waiting time setting								
09-0A	Reserved	Reserved								
0B	PLL_LOCK_DETECT	PLL lock detection setting								
0C	GAIN_HTOL	Threshold level setting for switching "high gain" to "low gain"								
0D	GAIN_LTOH	Threshold level setting for switching "low gain" to "high gain"								
0E	GAIN_HOLD	Gain switching setting								
0F-10	Reserved	Reserved								
11	RSSI_ADJ_L	RSSI offset value setting during low gain operation								
12	RSSI_STABLE_TIME	RSSI stabilization wait time setting								
13	RSSI_MAG_ADJ	Scale factor setting for ED value conversion								
14	RSSI_VAL	RSSI value indication								
15	AFC/GC_CTRL	AFC/gain control setting								
16	CRC_POLY3	CRC polynomial setting 3								
17	CRC_POLY2	CRC polynomial setting 2								
18	CRC_POLY1	CRC polynomial setting 1								
19	CRC_POLY0	CRC polynomial setting 0								
1A	PLL_DIV_SET	PLL output 2 division switch setting								
1B	TXFREQ_I	TX frequency setting (I counter)								
1C	TXFREQ_FH	TX frequency setting (F counter high 4bits)								
1D	TXFREQ_FM	TX frequency setting (F counter middle byte)								
1E	TXFREQ_FL	TX frequency setting (F counter low byte)								
1F	RXFREQ_I	RX frequency setting (I counter)								
20	RXFREQ_FH	RX frequency setting (F counter high 4bits)								
21	RXFREQ_FM	RX frequency setting (F counter middle byte)								
22	RXFREQ_FL	RX frequency setting (F counter low byte)								
23	CH_SPACE_H	Channel spacing setting (high byte)								
24	CH_SPACE_L	Channel spacing setting (low byte)								
25	SYNC_WORD_LEN	SyncWord length setting								
26	SYNC_WORD_EN	SyncWord enable setting								
27	SYNCWORD1_SET0	SyncWord #1 setting (bit24-31)								
28	SYNCWORD1_SET1	SyncWord #1 setting (bit16-23)								
29	SYNCWORD1_SET2	SyncWord #1 setting (bit8-15)								
2A	SYNCWORD1_SET3	SyncWord #1 setting (bit0-7)								
2B	SYNCWORD2_SET0	SyncWord #2 setting (bit24-31)								
2C	SYNCWORD2_SET1	SyncWord #2 setting (bit16-23)								
2D	SYNCWORD2_SET2	SyncWord #2 setting (bit8-15)								
2E	SYNCWORD2_SET3	SyncWord #2 setting (bit0-7)								
2F	FSK_CTRL	GFSK/FSK modulation timing resolution setting								
30	GFSK_DEV_H	GFSK frequency deviation setting (high 6bits)								
31	GFSK_DEV_L	GFSK frequency deviation setting (low byte)								
32	FSK_DEV0_H/GFIL0	FSK frequency deviation setting 0 / Gaussian filter coefficient setting 1								
33	FSK_DEV0_L/GFIL1	FSK frequency deviation setting 0 / Gaussian filter coefficient setting 2								
34	FSK_DEV1_H/GFIL2	FSK frequency deviation setting 1 / Gaussian filter coefficient setting 3								
35	FSK_DEV1_L/GFIL3	FSK frequency deviation setting 1 / Gaussian filter coefficient setting 4								
36	FSK_DEV2_H/GFIL4	FSK frequency deviation setting 2 / Gaussian filter coefficient setting 5								

BANK1 (continued)

Address [HEX]	Register name	Description	Bits							
			7	6	5	4	3	2	1	0
37	FSK_DEV2_L/GFIL5	FSK frequency deviation setting 2 / Gaussian filter coefficient setting 6								
38	FSK_DEV3_H/GFIL6	FSK frequency deviation setting 3 / Gaussian filter coefficient setting 7								
39	FSK_DEV3_L	FSK frequency deviation setting 3								
3A	FSK_DEV4_H	FSK frequency deviation setting 4								
3B	FSK_DEV4_L	FSK frequency deviation setting 4								
3C	FSK_TIM_ADJ4	FSK 4 th frequency deviation hold timing setting								
3D	FSK_TIM_ADJ3	FSK 3 rd frequency deviation hold timing setting								
3E	FSK_TIM_ADJ2	FSK 2 nd frequency deviation hold timing setting								
3F	FSK_TIM_ADJ1	FSK 1 st frequency deviation hold timing setting								
40	FSK_TIM_ADJ0	FSK no-deviation frequency (carrier frequency) hold timing setting								
41	4FSK_DATA_MAP	4FSK data mapping								
42	FREQ_ADJ_H	TX/RX frequency fine adjustment setting (high byte)								
43	FREQ_ADJ_L	TX/RX frequency fine adjustment setting (low byte)								
44-47	Reserved	Reserved								
48	2DIV_MODE	Antenna diversity mode setting								
49	2DIV_SEARCH1	Antenna diversity search time setting								
4A	2DIV_SEARCH2	Antenna diversity search time setting								
4B	2DIV_FAST_LVL	ED threshold level setting of Antenna diversity FAST mode								
4C	Reserved	Reserved								
4D	VCO_CAL_MIN_I	VCO Calibration low limit frequency setting (I counter)								
4E	VCO_CAL_MIN_FH	VCO Calibration low limit frequency setting (F counter high 4bits)								
4F	VCO_CAL_MIN_FM	VCO Calibration low limit frequency setting (F counter middle byte)								
50	VCO_CAL_MIN_FL	VCO Calibration low limit frequency setting (F counter low byte)								
51	VCO_CAL_MAX_N	VCO_CAL Max frequency setting								
52	VCAL_MIN	TX VCO calibration low limit value indication and setting								
53	VCAL_MAX	TX VCO calibration high limit value indication and setting								
54-55	Reserved	Reserved								
56	DEMOD_SET0	Demodulator configuration 0								
57	DEMOD_SET1	Demodulator configuration 1								
58	DEMOD_SET2	Demodulator configuration 2								
59	DEMOD_SET3	Demodulator configuration 3								
5A-5B	Reserved	Reserved								
5C	DEMOD_SET6	Demodulator configuration 6								
5D	DEMOD_SET7	Demodulator configuration 7								
5E	DEMOD_SET8	Demodulator configuration 8								
5F	DEMOD_SET9	Demodulator configuration 9								
60	DEMOD_SET10	Demodulator configuration 10								
61	DEMOD_SET11	Demodulator configuration 11								
62	ADDR_CHK_CTR_H	Address check counter indication (high 3bits)								
63	ADDR_CHK_CTR_L	Address check counter indication (low byte)								
64	WHT_INIT_H	Whitening initializing state setting (high 1bit)								
65	WHT_INIT_L	Whitening initializing state setting (low byte)								
66	WHT_CFG	Whitening polynomial generation setting								
67-7B	Reserved	Reserved								
7C	TX_RATE2_H	TX data rate setting 2 (high byte)								
7D	TX_RATE2_L	TX data rate setting 2 (low byte)								
7E	Reserved	Reserved								
7F	ID_CODE	ID code indication								

BANK2

address [HEX]	Register name	description	bit							
			7	6	5	4	3	2	1	0
00	BANK_SEL	BANK selection								
40	VTUNE_COMP_ON	VCO adjustment voltage result display enable								

BANK3

address [HEX]	Register name	description	bit							
			7	6	5	4	3	2	1	0
00	BANK_SEL	BANK selection								
01-22	Reserved	Reserved								
23	2MODE_DET	2 modes detection setting (MODE-T and MODE-C)								
24-7F	Reserved	Reserved								

(Note)

- Other registers are closed register and access is limited. Accessible registers are written in the “initialization table”.calibration operation, do not access BANK1 registers.

●Register Bank0

0x00[BANK_SEL]

Function: Register access bank selection

Address:0x00 (BANK0)

Reset value:0x11

Bit	Bit name	Reset value	R/W	Description
7	B3_ACEN	0	R/W	BANK3 register access enable 0: access disable 1: access enable
6	B2_ACEN	0	R/W	BANK2 register access enable 0: access disable 1: access enable
5	B1_ACEN	0	R/W	BANK1 register access enable 0: access disable 1: access enable
4	B0_ACEN	1	R/W	BANK0 register access enable 0: access disable 1: access enable
3:0	BANK[3:0]	0001	R/W	BANK selection 0b0001: BANK0 access 0b0010: BANK1 access 0b0100: BANK2 access 0b1000: BANK3 access Other setting: prohibit

(Note)

1. During VCOcalibration operation, do not access BANK1 registers.
2. Register access can be done by CLK_INIT_DONE([CLK_SET1: B0 0x02(7)]) = 0b0.
But the registers related to RF status has to be accessed after CLK_INIT_DONE = 0b1.

0x01[RST_SET]

Function: Software reset setting

Address:0x01 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7	RST3_EN	0	R/W	Reset3 enable setting 0: reset disable 1: reset enable (after reset, automatically written to 0b0)
6	RST2_EN	0	R/W	Reset2 enable setting 0: reset disable 1: reset enable (after reset, automatically written to 0b0)
5	RST1_EN	0	R/W	Reset1 enable setting 0: reset disable 1: reset enable (after reset, automatically written to 0b0)
4	RST0_EN	0	R/W	Reset 0 enable setting 0: reset disable 1: reset enable (after reset, automatically written to 0b0)
3	RST3	0	R/W	PHY function reset bit7(RST3_EN) = 0b1, reset can be executed. 0: no reset 1: reset execution (after reset, automatically written to 0b0)
2	RST2	0	R/W	RF control function reset bit6(RST2_EN) = 0b1, reset can be executed. 0: no reset 1: reset execution (after reset, automatically written 0b0)
1	RST1	0	R/W	MODEM function reset bit5(RST1_EN) = 0b1, reset can be executed. 0: no reset 1: reset execution (after reset, automatically written to 0b0)
0	RST0	0	R/W	CFG (Configuration) function reset bit4(RST0_EN) = 0b1, reset can be executed. 0: no reset 1: reset execution (after reset, automatically written to 0b0) (Note) all registers, except [CLK_SET2: B0 0x03] register bit6-3, are reset to the initial value. (Note) After reset, FIFO data are not guaranteed.

[Description]

1. Please set enable bit (bit7 to bit4) and execution bit (bit3 to bit0) at the same time. After reset, status are not retained and automatically written to 0b0.
2. 2μs after writing to the execution bit (bit3 to bit0), reset operation will complete. However, if executing reset in SLEEP state (while SLEEP_EN ([SLEEP/WU_SET:B0 0x2D(0)]) = 0b1), reset will be executed at Clock stabilizzation completion interrupt (INT[0] group1) from SLEEP release and each bit turned to 0b0. If chnaging set value before reset execution, last setting is valid.

0x02[CLK_SET1]

Function: Clock setting 1

Address: 0x02 (BANK0)

Reset value: 0x1F

Bit	Bit name	Reset value	R/W	Description
7	CLK_INIT_DONE	0	R	Clock stabilization completion flag
6:5	Reserved	00	R/W	
4	CLK4_EN	1	R/W	ADC clock control 0: clock stop 1: clock enable
3	CLK3_EN	1	R/W	RF function (RFstate control) clock control 0: clock stop 1: clock enable
2	CLK2_EN	1	R/W	TX function (MOD) clock control 0: clock stop 1: clock enable
1	CLK1_EN	1	R/W	RX function(DEMOD) clock control 0: clock stop 1: clock enable
0	CLK0_EN	1	R/W	PHY function clock control 0: clock stop 1: clock enable

0x03[CLK_SET2]

Function: Clock setting 2

Address: 0x03 (BANK0)

Reset value: 0x93

Bit	Bit name	Reset value	R/W	Description
7	MSTR_CLK_EN	1	R/W	Logic block clock enable control 0: disable 1: enable
6	TCXO_EN	0	R/W	TCXO input control (1) (2) (3) 0: disable 1: enable
5	Reserved	0	R/W	
4	XTAL_EN	1	R/W	Crystal oscillator circuits control (1) (2) 0: disable 1: enable
3	RC32K_EN	0	R/W	Internal RC oscillator control 0: disable 1: enable
2	Reserved	0	R/W	
1	REG_PA_ENB	1	R/W	PA regulator control 0: always-on 1: off at RX
0	LOW_RATE_EN	1	R/W	Receiver section clock slowdown setting 0: disable 1: enable * When this is set to 0b1, the current value for RX state described in the "Power Consumption" is achieved.

(Note)

- (1) In case of using TCXO, set TCXO_EN = 0b1. Please make sure only one of the register TCXO_EN and XTAL_EN_EN is set to 0b1.
- (2) RST0([RST_SET: B0 0x01(0)]) cannot clear this bit. In order to clear it, use the hardware reset (RESETN pin = "L") or set this bit to 0b0 by SPI access.
- (3) In case of using TCXO, this register must be programmed first. If other registers are set before programming this register, values set to other registers are not valid.

0x04[PKT_CTRL1]

Function: Packet configuration 1

Address: 0x04 (BANK0)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	Description
7:6	EXT_PKT_MODE[1:0]	00	R/W	Extended Link Layer mode setting (Wireless M-Bus) 00: No Extended Link Layer 01: 2-byte extension (Extended Link Layer CI = 0x8C) 10: 8-byte extension (Extended Link Layer CI = 0x8D) Other setting: reserved * Please refer to the "Packet format". * For 10/16-byte extension, set this to 0b00 and set EXT_PKT_MODE2[DATA_SET2: B0 0x08(7-6)]. (Note) When packet format setting is Format A and packet expansion mode is set by 0b10, it cannot transmit and receive data properly with the Length value meeting the following condition. So please use the Length value where the following condition is not met. (condition) a surplus of "(length -15)/16" becomes "0"
5	LEN_LF_EN	0	R/W	Length area bit order setting 0: MSB first 1: LSB first
4	DAT_LF_EN	0	R/W	Data area bit order setting 0: MSB first 1: LSB first
3	RX_EXTPKT_OFF	0	R/W	RX Extended Link Layer mode setting (Wireless M-Bus) 0: Automatically detecting "Extended Link Layer" 1: HW does not check "Extended Link Layer" automatically
2	Reserved	0	R/W	
1:0	PKT_FORMAT	00	R/W	Packet configuration 00: Format A (Wireless M-Bus) 01: Format B (Wireless M-Bus) 10: Format C (non Wireless M-Bus, general purpose format) Other setting: reserved * Please refer to the "Packet format".

0x05[PKT_CTRL2]

Function: Packet configuration 2

Address: 0x05 (BANK0)

Reset value: 0x1C

Bit	Bit name	Reset value	R/W	Description
7	CRC_INIT_SEL	0	R/W	CRC initialized state setting 0: ALL0 1: ALL1
6	CRC_COMP_OFF	0	R/W	CRC complement value OFF setting 0: complement value 1: no complement value
5:4	CRC_LEN[1:0]	01	R/W	CRC length setting 00: CRC8 01: CRC16 10: CRC32 Other setting: reserved * 0b00(CRC8) and 0b10(CRC32) are valid for Format C only. * For details, please refer to the "CRC function".
3	RX_CRC_EN	1	R/W	RX CRC setting 0: disable 1: enable (CRC calculation) * If enable, CRC results are stored in [CRC_ERR_H/M/L: B0 0x13/14/15] registers for RX data.
2	TX_CRC_EN	1	R/W	TX CRC setting 0: disable 1: enable (CRC calculation) * If enable, CRC(s) are automatically appended to the TX data. (Note) When 0b0 is set and the transmission data are divided and write to TX FIFO, then relations with the last quantity of writing data and CRC length setting (CRC_LEN[PKT_CTRL2: B0 0x05(5-4)]) meet the following condition, TX FIFO access error is notified and cannot send a packet properly. So please control quantity of wrting data to FIFO that the following condition is not met. (condition) CRC_LEN=0b00 ... last writing data quantity is 1 byte CRC_LEN=0b01 ... last writing data quantity are less than or equal 2 bytes CRC_LEN=0b10 ... last writing data quantity are less than or equal 4 bytes
1:0	LENGTH_MODE	00	R/W	Length field setting 00: 1-byte mode 01: 2-byte mode (Length is extended upper 3bits)

[Description]

1. In transmission (TX), based on the length from [TX_PKT_LEN_H/L: B0 0x7A/7B] registers, total data length will be calculated. Upon transmitting all data, TX complete.
2. In receiving (RX), based on the length from RX data, total data length will be calculated. Upon reception of all data, RX complete.
3. For details, please refer to the "Packet format".

0x06[DRATE_SET]

Function: Data rate setting

Address: 0x06 (BANK0)

Reset value: 0x22

Bit	Bit name	Reset value	R/W	Description
7:4	RX_DRATE [3:0]	0010	R/W	RX data rate setting * When LOW_RATE_EN ([CLK_SET2:B0 0x03(0)]) = 0b1, optimal values are automatically set to the [RX_RATE1_H/L: B1 0x04/05] and [RX_RATE2: B1 0x06] registers by setting this register. * However, when LOW_RATE_EN = 0b0, optimal values are not set. It is needed to set specified values directly to the [RX_LATE1_H/L: B1 0x04/05] and [RX_LATE2: B1 0x06] registers according to the "Initialization table". * When RXDIO_CTRL[1:0]([DIO_SET: B0 0x0C(7-6)]) = 0b10 or 0b11 (enabling DIO mode), less than or equal 9.6kbps cannot be used by setting this register. It is needed to set specified values directly to the [RX_LATE1_H/L: B1 0x04/05] and [RX_LATE2: B1 0x06] registers according to the "Initialization table".
				Setting value Data rate
				0000 1.2kbps
				0001 2.4kbps
				0010 4.8kbps
				0011 9.6kbps
				0100 10kbps
				0101 19.2kbps
				0110 15kbps
				0111 20kbps
				1000 32.768kbps
				1001 40kbps
				1010 50kbps
				1011 100kbps
3:0	TX_DRATE [3:0]	0010	R/W	TX data rate setting * By setting this field, based on [TX_RATE_H/L: B1 0x02/03], optimal value is selected.
				Setting value Data rate
				0000 1.2kbps
				0001 2.4kbps
				0010 4.8kbps
				0011 9.6kbps
				0100 10kbps
				0101 19.2kbps
				0110 15kbps
				0111 20kbps
				1000 32.768kbps
				1001 40kbps
				1010 50kbps
				1011 100kbps

[Description]

1. In order to change data rate, other registers must be programmed. For details, please refer to the "Data rate setting function".
2. With 4FSK/4GFSK setting, the bit rate is set. The set rate is halved on Air.

0x07[DATA_SET1]

Function: TX/RX data configuration 1

Address: 0x07 (BANK0)

Reset value: 0x15

Bit	Bit name	Reset value	R/W	Description
7	PB_PAT	0	R/W	TX polarity setting 0: Positive polarity 1: Negative polarity * When this is set to 0b1, the polarity of PR_PAT[PREAMBLE_SET: B0 0x3F(3-0)] is reversed.
6	TX_FSK_POL	0	R/W	TX data polarity setting 0: Data“1” = deviated to higher frequency, Data“0” = deviated to lower frequency 1: Data“1” = deviated to lower frequency, Data“0” = deviated to higher frequency
5	RX_FSK_POL	0	R/W	RX data polarity setting 0: Data“1” = deviated to higher frequency, Data“0” = deviated to lower frequency 1: Data“1” = deviated to lower frequency, Data“0” = deviated to higher frequency
4	GFSK_EN	1	R/W	GFSK mode setting 0: GFSK disable (FSK mode) 1: GFSK enable * For details, please refer to the “Modulation setting”.
3:2	RX_DEC_SCHEME [1:0]	01	R/W	RX data encoding mode setting 00: Manchester encoding 01: NRZ 10: 3-out-of-6 encoding 11: Reserved * The Manchester encoding encodes data “0” to “10” and data “1” to “01”.
1:0	TX_DEC_SCHEME [1:0]	01	R/W	TX data encoding mode setting 00: Manchester encoding 01: NRZ 10: 3-out-of-6 encoding 11: Reserved * The Manchester encoding encodes data “0” to “10” and data “1” to “01”.

0x08[DATA_SET2]

Function: TX/RX data configuration 2

Address: 0x08 (BANK0)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	Description
7:6	EXT_PKT_MODE2[1:0]	00	R/W	Extended Link Layer mode setting 2 (Wireless M-Bus2013) 00: No Extended Link Layer 01: 10-byte extension (Extended Link Layer CI = 0x8E) 10: 16-byte extension (Extended Link Layer CI = 0x8F) Other setting: reserved * Please refer to the "Packet format". * For 2/8-byte extension, set this to 0b00 and set EXT_PKT_MODE[PKT_CTRL1: B0 0x04(7-6)].
5	FSK_SEL	0	R/W	Multi-ary FSK setting 0: 2FSK mode 1: 4FSK mode
4	SYNCWORD_SEL	0	R/W	SyncWord pattern selection setting 0: Sync word pattern 1 1: Sync word pattern 2 * For details, please refer to the "SyncWord detection function".
3	2SW_DET_EN	0	R/W	Two SyncWords search setting 0: Two SyncWords searching disable 1: Two SyncWords searching enable * For details, please refer to the "SyncWord detection function".
2	2PB_DET_EN	0	R/W	Two RX preambles search setting 0: Two preamble patterns search disable (distinguish between "01" pattern and "10" pattern) 1: Two preamble patterns search enable (do not distinguish between "01" pattern and "10" pattern)
1	MAN_POL	0	R/W	Manchester polarity setting 0: Do not inverse polarity 1: Inverse polarity
0	WHT_SET	0	R/W	Whitening setting 0: disable Whitening 1: enable Whitening

0x09[CH_SET]

Function: RF channel setting

Address: 0x09 (BANK0)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	description
7:0	RF_CH[7:0]	0000_0000	R/W	RF channel setting (setting range: 0 to 255) For details, please refer to the "Channel frequency setting".

0x0A[RF_STATUS_CTRL]

Function: RF auto status transition control

Address:0x0A (BANK0)

Reset value:0x08

Bit	Bit name	Reset value	R/W	Description
7	INFINITE_TX	0	R/W	Repeatable Transmission mode setting 0: Transmit one packet 1: Transmit 'preamble + packet' continuously * In order to terminate the transmission, it needs to set 'Force_TRX_OFF'.
6	AUTO_DATA_REQ	0	R/W	Automatic transmission request setting 0: disabled 1: enabled * When TX-ON is executed with AUTO_DATA_REQ is enabled, ML7345 will generate Data transmission request accept completion interrupt and transmit packet automatically. The data of packet are latest data in TX_FIFO.
5	FAST_TX_EN	0	R/W	FAST_TX mode setting 0: disable FAST_TX mode 1: enable FAST_TX mode (Note) If enable, move to the TX state after the data bytes written into the TX FIFO becomes greater than the value specified by TXFIFO_THRL[5:0] (TXFIFO_THRL: B0 0x18(5-0)).
4	AUTO_TX_EN	0	R/W	Automatic TX mode setting 0: disable automatic TX mode 1: enable automatic TX mode (Note) If enable, TX data specified by the Length are written to the TX FIFO, move to the TX state.
3:2	RXDONE_MODE[1:0]	10	R/W	RF state setting after packet reception completion. 00: move to IDLE state(TRX_OFF) 01: move to TX state 10: continue RX state 11: move to SLEEP state
1:0	TXDONE_MODE[1:0]	00	R/W	RF state setting after packet transmission completion. 00: move to IDLE state(TRX_OFF) 01: continue TX state 10: move to RX state 11: move to SLEEP state

(Note)

- For details, please refer to the "LSI State Transition Control".

0x0B[RF_STATUS]

Function: RF state setting and status indication

Address:0x0B (BANK0)

Reset value:0x88

Bit	Bit name	Reset value	R/W	Description
7:4	GET_TRX[3:0]	1000	R	RF status indication 0110: RX_ON (RX state) 1000: TRX_OFF (RF OFF state) 1001: TX_ON (TX state)
3:0	SET_TRX[3:0]	1000	R/W	RF state setting 0011: Force_TRX_OFF (force RF OFF setting) 0110: RX_ON (RX setting) (*1) 1000: TRX_OFF (RF OFF setting) (*3) 1001: TX_ON (TX setting) (*2) *1 During TX operation, setting RX_ON is possible. In this case, after TX completion, move to RX_ON state automatically. *2 During RX operation, setting TX_ON is possible. In this case, after RX completion, move to TX_ON state automatically. *3 If TRX_OFF is selected during TX or RX operation, after TX or RX operation completed, RF is turned off. If Force_TRX_OFF is selected during TX or RX operation, RF is turned off immediately.

[Description]

- For details, please refer to the "LSI State Transition Control"

0x0C[DIO_SET]

Function: DIO mode configuration

Address:0x0C (BANK0)

Reset Value:0x00

Bit	Bit name	Reset value	R/W	Description
7:6	RXDIO_CTRL[1:0]	00	R/W	RX DIO mode setting 00: disable DIO mode (FIFO mode) 01: continuous output mode DIO (demodulated data) and DCLK are constantly output 10: data output mode 1 DIO (undecoded data) and DCLK is output after SyncWord detection. 11: data output mode 2 DIO (decoded data) and DCLK is output after L-field detection. (Note) When measuring BER, set to 0b01. (Note) If 0b10, as FIFO is used for storing undecoded RX data, FIFO cannot be used. By setting bit0(DIO_START) = 0b1, DIO and DCLK are output. Data after SyncWord is stored into FIFO. (Note) If 0b11, as FIFO is used for storing decoded RX data. By setting bit0(DIO_START) = 0b1, DIO and DCLK are output. Upon completion of data (specified by the Length) transferring, DIO and DCLK output are stop. Data after Length field is stored into FIFO.
5:4	TXDIO_CTRL[1:0]	00	R/W	TX DIO mode setting 00: disable DIO mode (FIFO mode) 01: DCLK is constantly output 10: DCLK is output after SyncWord. (Note) When setting 0b01/10, FIFO cannot be used. Encoded data must be sent to ML7345 at the falling edge of DCLK.
3	Reserved	0	R/W	
2	DIO_RX_COMPLETE	0	R/W	DIO RX completion setting 0: RX not finished 1: RX completion (Note) after RX completion, reset to 0b0 automatically.
1	Reserved	0	R/W	
0	DIO_START	0	R/W	DIO RX data output start setting 0: no OUTPUT (NOT stop output) 1: start OUTPUT (Note) Upon out of synchronization, reset to 0.

(Note)

- For details, please refer to the "DIO function".

0x0D[INT_SOURCE_GRP1]

Function: Interrupt status for INT0 to INT7

Address: 0x0D (BANK0)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	Description
7	INT[7]	0	R/W	Clock calibration completion interrupt 0: no interrupt 1: interrupt
6	INT[6]	0	R/W	Wake-up timer completion interrupt 0: no interrupt 1: interrupt * If this interrupt is cleared during SLEEP state, interrupt by wake-up timer completion will not generate. Refer to (Note) 3.
5	INT[5]	0	R/W	FIFO-Full interrupt 0: no interrupt 1: interrupt * Interrupt will be generated when FIFO usage exceeds the threshold defined by TXFIFO_THRH[5:0] ([TXFIFO_THRH: B0 0x17(5-0)]) in TX or remaining FIFO exceeds the threshold defined by RXFIFO_THRL[5:0] ([RXFIFO_THRH: B0 0x19(5-0)]) in RX.
4	INT[4]	0	R/W	FIFO-Empty interrupt 0: no interrupt 1: interrupt * Interrupt will be generated when FIFO usage falls below the threshold defined by TXFIFO_THRL[5:0] ([TXFIFO_THRL: B0 0x18(5-0)]) in TX or remaining FIFO falls below the threshold defined by RXFIFO_THRL[5:0] ([RXFIFO_THRL: B0 0x1A(5-0)]) in RX.
3	INT[3]	0	R/W	RF state transition completion interrupt 0: no interrupt 1: interrupt
2	INT[2]	0	R/W	PLL unlock interrupt 0: no interrupt 1: interrupt * When VTUNE_INT_ENB [PLL_VTRSLT: B0 0x40(2)] = 0b0, this interrupt is generated at PLL unlock or out of VCO adjustment voltage range detection.
1	INT[1]	0	R/W	VCO calibration completion interrupt or Fuse access completion interrupt or IQ automatic adjustment completion interrupt 0: no interrupt 1: interrupt * After RESETN pin release, (RESETN = "H") or by setting PDN_EN([SLEEP/WU_SET: B0 0x2D(2)]) = 0b1 to return from SLEEP state, Fuse access completion interrupt occurs. VCO calibration should be done after clearing INT[1].
0	INT[0]	0	R/W	Clock stabilization completion interrupt 0: no interrupt 1: interrupt

(Note)

- Regardless of [INT_EN_GRP1: B0 0x10] register setting, this register value reflect internal status. For writing, only 0b0 is valid, writing 0b1 is ignored.
- If one of unmasked interrupt event occur, interrupt pin keeps output "Low".
- During SLEEP state, interrupts are not cleared immediately by this register. In this case, interrupts are cleared at the clock stabilization completion timing after return from the SLEEP state. To immediately clear interrupts during SLEEP state, please use SLEEP_INT_CLR.

0x0E[INT_SOURCE_GRP2]

Function: Interrupt status for INT8 to INT15 (RX)

Address:0x0E (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7	INT[15]	0	R/W	Sync error interrupt 0: no interrupt 1: interrupt (Note) Upon SyncWord detection, while receiving packet (length specified by L-field), if RX out-of-sync detected, interrupt will generate.
6	INT[14]	0	R/W	Field checking interrupt 0: no interrupt 1: interrupt
5	INT[13]	0	R/W	SyncWord detection interrupt 0: no interrupt 1: interrupt
4	INT[12]	0	R/W	RX FIFO access error interrupt 0: no interrupt 1: interrupt (Note) During RX using FIFO mode, if RX FIFO overrun or underrun detected, interrupt will generate.
3	INT[11]	0	R/W	RX Length error interrupt 0: no interrupt 1: interrupt
2	INT[10]	0	R/W	Diversity search completion interrupt 0: no interrupt 1: interrupt (Note) After diversity completion, interrupt will generate at SyncWord detection timing.
1	INT[9]	0	R/W	CRC error interrupt 0: no interrupt 1: interrupt (Note) Upon detection of CRC error, interrupt will generate. As Format A/B have multiple CRC-fields, error CRC block is indicated by [CRC_ERR_H/M/L: B0 0x13/14/15] registers. Format C has only one CRC field. Therefore MCU can detect CRC error with this interruption,
0	INT[8]	0	R/W	RX completion interrupt 0: no interrupt 1: interrupt (Note) interrupt will generate, when RX data specified by the L-field, received.

[Description]

- (1) If the following L-field data is received, RX Length error interruption will generate.

Packet format [PKT_CTRL1:B0 0x04]	Extension format [PKT_CTRL1: B0 0x04]	Length Indicating RX Length error
Format A	No extension	Under 8bytes
	2bytes extension	Under 12bytes
	8bytes extension	Under 16 byte
Format B	No extension	Under 10bytes, 128 to 129 bytes
	2bytes extension	
	8bytes extension	Under 17byte, 19 to 20bytes, 128 to 129bytes
Format C	-	0byte(CRC8) 1byte(CRC16) 2bytes(CRC32)

(Note)

- Regardless of setting [INT_EN_GRP2: B0 0x11], this register value reflect internal status. For writing, only 0b0 is valid, writing 0b1 is ignored.
- If one of unmasked interrupt event occurs, interrupt pin keeps output "Low".
- During SLEEP state, interrupts are not cleared immediately by this register. In this case, interrupts are cleared at the clock stabilization completion timing after return from the SLEEP state.
If need to clear interrupts during SLEEP state, please use [SLEEP_INT_CLR:B0 0x75] register.

0x0F[INT_SOURCE_GRP3]

Function: Interrupt status for INT16 to INT23 (TX)

Address:0x0F (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7	INT[23]	0	R/W	General purpose timer 2 interrupt 0: no interrupt 1: interrupt
6	INT[22]	0	R/W	General purpose timer 1 interrupt 0: no interrupt 1: interrupt
5	INT[21]	0	R/W	Reserved
4	INT[20]	0	R/W	TX FIFO access error interrupt 0: no interrupt 1: interrupt (Note) During TX using FIFO mode, if the FIFO overrun / underrun occur, or if the next packet data is written to the FIFO before transmitting, interrupt will generate.
3	INT[19]	0	R/W	TX length error interrupt (1) 0: no interrupt 1: interrupt
2	INT[18]	0	R/W	CCA completion interrupt 0: no interrupt 1: interrupt
1	INT[17]	0	R/W	TX Data request accept completion interrupt 0: no interrupt 1: interrupt (Note) Interrupt will generate. when TX data, whose length specified by [TX_PKT_LEN_H/L: B0 0x7A/7B] registers, written to the FIFO,
0	INT[16]	0	R/W	TX completion interrupt 0: no interrupt 1: interrupt (Note) Interrupt will generate when TX data, whose length specified by the [TX_PKT_LEN_H/L: B0 0x7A/7B] registers, transmitted,

[Description]

- If the following L-field data is written to the [TX_PKT_LEN_H/L: B0 0x7A/7B] registers, TX Length error interrupt will generate.

Packet format [PKT_CTRL1: B0 0x04]	Extension format [PKT_CTRL1: B0 0x04]	Length indicating TX Length error
Format A	No extension	Under 8bytes
	2bytes extension	Under 12bytes
	8bytes extension	Under 16bytes
Format B	No extension	Under 10bytes, 128 to 129bytes
	2bytes extension	
	8bytes extension	Under 17bytes, 19 to 20bytes, 128 to 129bytes
Format C	-	0byte (CRC8) 1byte (CRC16) 2bytes (CRC32)

(Note)

- Regardless of setting [INT_EN_GRP3: B0 0x12], this register value reflect internal status. For writing, only 0b0 is valid, writing 0b1 is ignored.
- If one of unmasked interrupt event occurs, interrupt pin keeps output "Low".
- During SLEEP state, interrupts are not cleared immediately by this register. In this case, interrupts are cleared at the clock stabilization completion timing after return from the SLEEP state.
If need to clear interrupts during SLEEP state, please use [SLEEP_INT_CLR:B0 0x75] register.

0x10[INT_EN_GRP1]

Function: Interrupt mask for INT0 to INT7

Address:0x10 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	INT_EN[7:0]	0x00	R/W	Enabling from interrupt 0 event to interrupt 7 event. 0: masking interrupt 1: generate interrupt

[Description]

1. Please refer to the “Interrupt events table”.
2. For event details, please refer to [INT_SOURCE_GRP1: B0 0x0D] register.

0x11[INT_EN_GRP2]

Function: Interrupt mask for INT8 to INT15

Address:0x11 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	INT_EN[15:8]	0x00	R/W	Enabling from interrupt 8 event to interrupt 15 event. 0: masking interrupt 1: generate interrupt

[Description]

1. Please refer to the “Interrupt events table”.
2. For event details, please refer to [INT_SOURCE_GRP2: B0 0x0E] register.

0x12[INT_EN_GRP3]

Function: Interruptmask for INT16 to INT23

Address:0x12 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	INT_EN[23:16]	0x00	R/W	Enabling from interrupt 16 event to interrupt 23 event. 0: masking interrupt 1: generate interrupt

[Description]

1. Please refer to the “Interrupt events table”.
2. For event details, please refer to [INT_SOURCE_GRP3: B0 0x0F] register.

0x13[CRC_ERR_H]

Function: CRC error status (high byte)

Address:0x13 (BANK0)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	Description
7:5	Reserved	000	R/W	
4	CRC_INT_SET	0	R/W	CRC check interrupt selection setting 0: Generate interrupt at CRC error 1: Generate interrupt at CRC OK
3:1	Reserved	000	R/W	
0	CRC_ERR[16]	0	R	17 th CRC error status * For Format A (Wireless M-Bus). 0: CRC OK or no CRC calculation 1: CRC error

[Description]

- For details, please refer to the “CRC function”.

0x14[CRC_ERR_M]

Function: CRC error status (middle byte)

Address:0x14 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7	CRC_ERR[15]	0	R	16 th CRC error status 0: CRC OK or no CRC calculation 1: CRC error (Note) For Format A (Wireless M-Bus)
6	CRC_ERR[14]	0	R	15 th CRC error status 0: CRC OK or no CRC calculation 1: CRC error (Note) For Format A (Wireless M-Bus)
5	CRC_ERR[13]	0	R	14 th CRC error status 0: CRC OK or no CRC calculation 1: CRC error (Note) For Format A (Wireless M-Bus)
4	CRC_ERR[12]	0	R	13 th CRC error status 0: CRC OK or no CRC calculation 1: CRC error (Note) For Format A (Wireless M-Bus)
3	CRC_ERR[11]	0	R	12 th CRC error status 0: CRC OK or no CRC calculation 1: CRC error (Note) For Format A (Wireless M-Bus)
2	CRC_ERR[10]	0	R	11 th CRC error status 0: CRC OK or no CRC calculation 1: CRC error (Note) For Format A (Wireless M-Bus)
1	CRC_ERR[9]	0	R	10 th CRC error status 0: CRC OK or no CRC calculation 1: CRC error (Note) For Format A (Wireless M-Bus)
0	CRC_ERR[8]	0	R	9 th CRC error status 0: CRC OK or no CRC calculation 1: CRC error (Note) For Format A (Wireless M-Bus)

[Description]

- For details, please refer to the “CRC function”.

0x15[CRC_ERR_L]

function: CRC error status (low byte)

Address:0x15 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7	CRC_ERR[7]	0	R	8 th CRC error status 0: CRC OK or no CRC calculation 1: CRC error (Note) For Format A (Wireless M-Bus)
6	CRC_ERR[6]	0	R	7 th CRC error status 0: CRC OK or no CRC calculation 1: CRC error (Note) For Format A (Wireless M-Bus)
5	CRC_ERR[5]	0	R	6 th CRC error status 0: CRC OK or no CRC calculation 1: CRC error (Note) For Format A (Wireless M-Bus)
4	CRC_ERR[4]	0	R	5 th CRC error status 0: CRC OK or no CRC calculation 1: CRC error (Note) For Format A (Wireless M-Bus)
3	CRC_ERR[3]	0	R	4 th CRC error status 0: CRC OK or no CRC calculation 1: CRC error (Note) For Format A (Wireless M-Bus)
2	CRC_ERR[2]	0	R	3 rd CRC error status 0: CRC OK or no CRC calculation 1: CRC error (Note) For Format A or B (Wireless M-Bus)
1	CRC_ERR[1]	0	R	2 nd CRC error status 0: CRC OK or no CRC calculation 1: CRC error (Note) For Format A or B (Wireless M-Bus)
0	CRC_ERR[0]	0	R	1 st CRC error status 0: CRC OK or no CRC calculation 1: CRC error (Note) For Format A or B (Wireless M-Bus)

[Description]

- For details, please refer to the “CRC function”.

0x16[STATE_CLR]

Function: State clear control

Address:0x16 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7	STATE_CLR_EN	0	R/W	State clear enable 0: disabel State clear 1: enable State clear State clear to bit0-6 can be enabled depending on this bit.
6:5	Reseverd	00	R/W	
4	STATE_CLR4	0	R/W	Address check counter clear 1: Clear addres check counter. (Note) [ADDR_CHK_CTR_H/L:B1 0x62,63] registers wull be cleard (Note) bit7(STATE_CLR_EN) = 0b1 is required. After clear operation and then automatically return to 0b0.
3	STATE_CLR3	0	R/W	Diversity State clear 1: Clear diversity state. (Note) bit7(STATE_CLR_EN) = 0b1 is required. After clear operation and then automatical return to 0b0.
2	STATE_CLR2	0	R/W	PHY State clear 1: Clear PHY state. (Note) bit7(STATE_CLR_EN) = 0b1 is required. After clear operation and then automatically return to 0b0.
1	STATE_CLR1	0	R/W	RX FIFO pointer clear 1: Clear write pointer/read pointer of FIFO. (Note) bit7(STATE_CLR_EN) = 0b1 is required. After clear operation and then automatically return to 0b0.
0	STATE_CLR0	0	R/W	TX FIFO pointer clear 1: Clear write pointer/read pointer of FIFO. (Note) bit7(STATE_CLR_EN) = 0b1 is required. After clear operation and then automatically return to 0b0.

[Description]

1. Please set enable bit (bit7) and execution bit (bit4 to bit0) at the same time. After completing a clearing operation, automatically 0b0 will be written to each bit.
2. After writing to the execution bits, (bit3 to bit0), clearing will be completed within (master clock period × [RX_RATE_H/L: B1 0x04/05] × 2[sec]) μs.

0x17[TXFIFO_THRH]

Function: TX FIFO-Full level setting

Address:0x17 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7	TXFIFO_THRH_EN	0	R/W	TX FIFO Full level enable 0: disable 1: enable
6	Reserved	0	R/W	
5:0	TXFIFO_THRH[5:0]	00_0000	R/W	TX FIFO Full level setting (Note) Valid, if bit7(TXFIFO_THRH_EN) = 0b1

[Description]

1. For details, please refer to the “TX FIFO usage notification function”
2. When TX FIFO data size exceeds the threshold , INT[5] (group 1) interrupt will generate.

0x18[TXFIFO_THRL]

Function: TX FIFO-Empty level setting and TX trigger level setting in FAST_TX mode

Address:0x18 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7	TXFIFO_THRL_EN	0	R/W	TX FIFO Empty level enable 0: disable 1: enable
6	Reserved	0	R/W	
5:0	TXFIFO_THRL[5:0]	00_0000	R/W	TX FIFO Empty level setting and TX trigger level setting in FAST_TX mode (Note) valid if bit7(TXFIFO_THRH_EN) = 0b1. (Note) TXFIFO_THRL[5:0] should be set larger than or equal 1. (Note) If using FAST_TX mode, please set 0b1 to the FAST_TX_EN ([RF_STATUS_CTRL: B0 0x0A(5)]). Empty level should be set less than or equal [FIFO write size(byte) – 3(byte)].

[Description]

- For details, please refer to the “TX FIFO usage notification function”.
- When TX FIFO data size becomes below the threshold , INT[4] (group 1) interrupt will generate.

[Note]

1. Please adjust the amount of data to be stored in the FIFO so that the relation between FAST_TX threshold and the amount of data maintains the relationship shown in the table below. If the below relationship isn't maintained, the transmission might be occurred unintentionally.

FAST_TX threshold[bytes]	Amount of data to be stored in the FIFO[bytes]
1~2	1
3~6	1~3
7~14	1~7
15~30	1~15
31~62	1~31
63	1~63

0x19[RX FIFO_THRH]

Function: RX FIFO-Full level enable and level setting

Address:0x19 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7	RXFIFO_THRH_EN	0	R/W	RX FIFO Full level enable 0: disable 1: enable
6	Reserved	0	R/W	
5:0	RXFIFO_THRH[5:0]	00_0000	R/W	RX FIFO Full level setting (Note) Valid if bit7(RXFIFO_THRH_EN) = 0b1.

[Description]

- For details, please refer to the “RX FIFO usage notification function”.
- When RX FIFO data size exceeds the threshold , INT[5] (group1) interrupt will generate.

0x1A[RX FIFO_THRL]

Function: RX FIFO-Empty level enable and level setting (high byte)
Address:0x1A (BANK0)
Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7	RXFIFO_THRL_EN	0	R/W	RX FIFO Emptylevel enable 0: disable 1: enable
6	Reserved	0	R/W	
5:0	RXFIFO_THRL[5:0]	00_0000	R/W	RX FIFO Emptylevel setting (Note) Valid if bit7(RXFIFO_THRL_EN) = 0b1. (Note) Empty level should be set larger or equal 2.

[Description]

1. For details, please refer to the “RX FIFO usage notification function”.
2. When RX FIFO data size becomes below the threshold , INT[4] (group1) interrupt will generate.

0x1B[C_CHECK_CTRL]

Function: Control field detection setting

Address:0x1B (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7	CA_RXD_CLR	0	R/W	Data processing if Field mismatch. 0: RX data continue 1: RX data abort (Note) if 0b1 is set, immediately abort RX data and wait for the next RX packet.
6	CA_INT_CTRL	0	R/W	Field check interrupt setting 0: generate interrupt if Field match. 1: generate interrupt if Field mismatch. (Note) selecte interrupt will becomen INT[14] (group2).
5	Reserved	0	R/W	
4	C_FIELD_CODE5_EN	0	R/W	Control field pattern 5 check enable 0: disable 1: enable (Note) The pattern 5 has specific function. If received Control field data matches with the pattern 5, immediately generate interrupt and following M-field and A-field check do not proceed. Field mismach interrupt will not generate.
3	C_FIELD_CODE4_EN	0	R/W	Control field code #4 check enable 0: disable 1: enable
2	C_FIELD_CODE3_EN	0	R/W	Control field code #3 check enable 0: disable 1: enable
1	C_FIELD_CODE2_EN	0	R/W	Control field code #2 check enable 0: disable 1: enable
0	C_FIELD_CODE1_EN	0	R/W	Control field code #1 check enable 0: disable 1: enable

[Description]

1. For details, please refer to the “Field check function”.
2. When using field check function, RXDIO_CTRL[1:0] ([DIO_SET:B0 0x0C(7-6)]) = 0b00 (FIFO mode) or 0b11 (data output mode 2) setting is required.

0x1C[M_CHECK_CTRL]

Function: Manufacture ID field detection setting

Address:0x1C (BANK0)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	Description
7:6	Reserved	00	R/W	
5:4	RCV_CONT_SEL[1:0]	00	R/W	Continued reception condition setting at continuous operation timer completion 00: Continue reception when SyncWord detection interrupt is generated 01: Continue reception when Field check interrupt is generated 10: Continue reception when RX sync is established 11: Reserved
3	M_FIELD_CODE4_EN	0	R/W	Manufacture ID field code #4 check enable 0: disable 1: enable
2	M_FIELD_CODE3_EN	0	R/W	Manufacture ID field code #3 check enable 0: disable 1: enable
1	M_FIELD_CODE2_EN	0	R/W	Manufacture ID field code #2 check enable 0: disable 1: enable
0	M_FIELD_CODE1_EN	0	R/W	Manufacture ID field code #1 check enable 0: disable 1: enable

[Description]

- For details, please refer to the “Field check function”.
- Field check function is enabled only in the FIFO mode which judges L-field (RXDIO_CTRL[DIO_SET: B0 0x0C(7-6)] = 0b00) and in the data output mode 2 of the DIO mode (RXDIO_CTRL[DIO_SET: B0 0x0C(7-6)] = 0b11).

0x1D[A_CHECK_CTRL]

Function: Address field detection setting

Address:0x1D (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:6	Reserved	00	R/W	
5	A_FIELD_CODE6_EN	0	R/W	Address field code #6 check enable 0: disable 1: enable
4	A_FIELD_CODE5_EN	0	R/W	Address field code #5 check enable 0: disable 1: enable
3	A_FIELD_CODE4_EN	0	R/W	Address field code #4 check enable 0: disable 1: enable
2	A_FIELD_CODE3_EN	0	R/W	Address field code #3 check enable 0: disable 1: enable
1	A_FIELD_CODE2_EN	0	R/W	Address field code #2 check enable 0: disable 1: enable
0	A_FIELD_CODE1_EN	0	R/W	Address field code #1 check enable 0: disable 1: enable

[Description]

- For details, please refer to the “Field check function”.
- When using field check function, RXDIO_CTRL[1:0] ([DIO_SET:B0 0x0C(7-6)]) = 0b00 (FIFO mode) or 0b11 (data output mode 2) setting is required.

0x1E[C_FIELD_CODE1]

Function: Control field setting (code #1)

Address:0x1E (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	C_FIELD_CODE1[7:0]	0000_0000	R/W	C-field setting code #1

[Description]

1. For details, please refer to the “Field check function”.

0x1F[C_FIELD_CODE2]

Function: Control field setting (code #2)

Address:0x1F (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	C_FIELD_CODE2[7:0]	0000_0000	R/W	C-field setting code #2

[Description]

1. For details, please refer to the “Field check function”.

0x20[C_FIELD_CODE3]

Function: Control field setting (code #3)

Address:0x20 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	C_FIELD_CODE3[7:0]	0000_0000	R/W	C-field setting code #3

[Description]

1. For details, please refer to the “Field check function”.

0x21[C_FIELD_CODE4]

Function: Control field setting (code #4)

Address:0x21 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	C_FIELD_CODE4[7:0]	0000_0000	R/W	C-field setting code #4

[Description]

1. For details, please refer to the “Field check function”.

0x22[C_FIELD_CODE5]

Function: Control field setting (code #5)

Address:0x22 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	C_FIELD_CODE5[7:0]	0000_0000	R/W	C-field setting code #5

[Description]

- For details, please refer to the “Field check function”.

0x23[M_FIELD_CODE1]

Function: Manufacture ID 1st byte setting (code#1)

Address:0x23 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	M_FIELD_CODE1[7:0]	0000_0000	R/W	M-field 1 st byte setting code #1

[Description]

- For details, please refer to the “Field check function”.

0x24[M_FIELD_CODE2]

Function: Manufacture ID 1st byte setting (code#2)

Address:0x24 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	M_FIELD_CODE2[7:0]	0000_0000	R/W	M-field 1 st byte setting code #2

[Description]

- For details, please refer to the “Field check function”.

0x25[M_FIELD_CODE3]

Function: Manufacture ID 2nd byte setting (code#1)

Address:0x25 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	M_FIELD_CODE3[7:0]	0000_0000	R/W	M-field 2 nd byte setting code #1

[Description]

- For details, please refer to the “Field check function”.

0x26[M_FIELD_CODE4]

Function: Manufacture ID 2nd byte setting (code#2)

Address:0x26 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	M_FIELD_CODE4[7:0]	0000_0000	R/W	M-field 2 nd byte setting code #2

[Description]

- For details, please refer to the “Field check function”.

0x27[A_FIELD_CODE1]

Function: Address field 1st byte setting

Address:0x27 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	A_FIELD_CODE1[7:0]	0000_0000	R/W	A-field setting (1 st byte)

[Description]

- For details, please refer to the “Field check function”.

0x28[A_FIELD_CODE2]

Function: Address field 2nd byte setting

Address:0x28 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	A_FIELD_CODE2[7:0]	0000_0000	R/W	A-fieldsetting (2 nd byte)

[Description]

- For details, please refer to the “Field check function”.

0x29[A_FIELD_CODE3]

Function: Address field 3rd byte setting

Address:0x29 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	A_FIELD_CODE3[7:0]	0000_0000	R/W	A-field setting (3 rd byte)

[Description]

- For details, please refer to the “Field check function”.

0x2A[A_FIELD_CODE4]

Function: Address field 4th byte setting

Address:0x2A (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	A_FIELD_CODE4[7:0]	0000_0000	R/W	A-field setting (4 th byte)

[Description]

- For details, please refer to the “Field check function”.

0x2B[A_FIELD_CODE5]

Function: Address field 5th byte setting

Address:0x27B (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	A_FIELD_CODE5[7:0]	0000_0000	R/W	A-field setting (5 th byte)

[Description]

- For details, please refer to the “Field check function”.

0x2C[A_FIELD_CODE6]

Function: Address field 6th byte setting

Address:0x2C (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	A_FIELD_CODE6[7:0]	0000_0000	R/W	A-field setting (6 th byte)

[Description]

- For details, please refer to the “Field check function”.

0x2D[SLEEP/WU_SET]

Function: SLEEP execution and Wake-up operation setting

Address:0x2D (BANK0)

Reset value: 0x06

Bit	Bit name	Reset value	R/W	Description
7	WUT_1SHOT_MODE	0	R/W	Wake-up timer operation mode setting 0: continue interval operation 1: after 1 shot operation, stop Wake-up timer.
6	WAKEUP_MODE	0	R/W	After Wake-up operation setting 0: Move to RX_ON 1: Move to TX_ON * When continue operation timer is time-out, move to the SLEEP state. * If TX FIFO is written in the SLEEP state, TX Data request accept completion interrupt (INT[17] group 3) will generate after return from the SLEEP state. * When this is set to 0b1, TX Data should be transmitted before time out of continue operation timer.
5	WU_DURATION_EN	0	R/W	Continue operation timer enable setting after Wake-up. 0: After Wake-up, do not start continue operation timer 1: After Wake-up, start continue operation timer. * When this is set to 0b1, and WAKEUP_MODE = 0b0, if SyncWord or specified fields if specified are not detected until continue operation time-out, automatically move to the SLEEP state.
4	WAKEUP_EN	0	R/W	Wake-up enable setting 0: disable Wake-up 1: enable Wake-up * When 0b1 is set, after wake-up timer is time-out, automatically recover from the SLEEP state. Move to the state specified by bit6 (WAKEUP_MODE).
3	RCOSC_MODE	0	R/W	RC oscillation circuits operation mode setting 0: continuous operation 1: operation when in the SLEEP state. * Please refer to the "SLEEP setting". * If 0b1 is set when continuous operation timer is used, continuous operation timer does not work. Please set 0b0.
2	WUT_CLK_SOURCE	1	R/W	Wake-up timer clock source setting 0: External clock source (EXT_CLK Pin #10) 1: On-chip RC oscillation circuit * Please refer to the "SLEEP setting".
1	PDN_EN	1	R/W	Power control enable at SLEEP 0: All logic power-on 1: Partial logic only power-on (power-off at TX FIFO) * Please refer to the "SLEEP setting".
0	SLEEP_EN	0	R/W	SLEEP mode control 0: Recover from the SLEEP state (normal operation) 1: Move to SLEEP * Please refer to the "SLEEP setting".

[Description]

- For details, please refer to the "Wake-up timer".

0x2E[WUT_CLK_SET]

Function: Wake-up timer clock division setting

Address:0x2E (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:4	WUDT_CLK_SET[3:0]	0000	R/W	Continuous operation timer clock setting 0000: no division (This setting is prohibited when XTAL_EN[(CLK_SET2: B0 0x02(4))] = 0b1) 0001: divided by 128 0010: divided by 256 0011: divided by 512 0100: divided by 1024 0101: divided by 2048 0110: divided by 4096 0111: divided by 8192 1000: divided by 16384 1001: divided by 2 1010: divided by 4 1011: divided by 8 1100: divided by 16 1101: divided by 32 1110: divided by 64 Other setting: divided by 16384 (Note) the source clock is specified by WUT_CLK_SOURCE ([SLEEP/WU_SET: B0 0x2D(2)]). (Note) In case of using continuous operation timer, please set the same value as WUDT_CLK_SET as WUT_CLK_SET.
3:0	WUT_CLK_SET[3:0]	0000	R/W	Wake-up timer clock setting 0000: no division 0001: divided by 128 0010: divided by 256 0011: divided by 512 0100: divided by 1024 0101: divided by 2048 0110: divided by 4096 0111: divided by 8192 1000: divided by 16384 1001: divided by 2 1010: divided by 4 1011: divided by 8 1100: divided by 16 1101: divided by 32 1110: divided by 64 Other setting: divided by 16384 (Note) the source clock is specified by WUT_CLK_SOURCE ([SLEEP/WU_SET: B0 0x2D(2)]).

[Description]

- For details, please refer to the “Wake-up timer”.

0x2F[WUT_INTERVAL_H]

Function: Wake-up timer interval setting (high byte)

Address:0x2F (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	WUT_INTERVAL[15:8]	0000_0000	R/W	Wake-up timer interval setting (high byte) (Note) combined together with [WUT_INTERVAL_H: B0 0x30] register. Timer interval can be programmed as follows: Wake-up timer interval = Wake-up timer clock cycle ([SLEEP/WU_SET: B0 0x2D(2)]) * Division setting ([WUT_CLK_SET: B0 0x2E(3-0)]) * (Wake-up timer interval setting [WUT_INTERVAL_H/L: B0 0x2F/30] + 1) (Note) WUT_INTERVAL[15:0] should be set larger than or equal 2.

[Description]

- For details, please refer to the “Wake-up timer”.

0x30[WUT_INTERVAL_L]

Function: Wake-up timer interval setting (low byte)

Address:0x30 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	WUT_INTERVAL[7:0]	0000_0000	R/W	Wake-up timer interval setting (low byte) For details, please refer to [TIMER_INTERVAL_H: B0 0x2F] register

[Description]

- For details, please refer to the “Wake-up timer”.

0x31[WU_DURATION]

function: Continuous operation timer (after Wake-up) setting

Address:0x31 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	WU_DURATION[7:0]	0000_0000	R/W	Continuous operation timer (after wake-up) setting Operation timer period = Wake-up timer clock cycle ([SLEEP/WU_SET: B0 0x2D(2)]) * Division setting ([WUT_CLK_SET: B0 0x2E(7-4)]) * (Continuous operation timer setting (WU_DURATION[7:0]) - 1) (Note) WU_DURATION[7:0] should be set larger than or equal 1.

[Description]

- For details, please refer to the “Wake-up timer”.

0x32[GT_SET]

Function: General purpose timer configuration

Address:0x32 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:6	Reserved	00	R/W	
5	GT2_CLK_SOURCE	0	R/W	General purpose timer #2 clock sources setting 0: wake-up timer clock 1: 2MHz clock
4	GT2_START	0	R/W	General purpose timer #2 execution setting 0: pause timer counting 1: start or resume timer counting (Note) After time-out, reset to 0b0 automatically.
3:2	Reserved	00	R/W	
1	GT1_CLK_SOURCE	00	R/W	General purpose timer #1 clock sources setting 0: wake-up timer clock 1: 2MHz clock
0	GT1_START	0	R/W	General purpose timer #1 execution setting 0: pause timer counting 1: start or resume timer counting (Note) After time-out, reset to 0b0 automatically.

[Description]

- For details, please refer to the “General purpose timer”.

0x33[GT_CLK_SET]

Function: General purpose timer clock division setting

Address:0x33 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:4	GT2_CLK_SET[3:0]	0000	R/W	General purpose timer clock #2 division setting 0000: no division 0001: divided by 128 0010: divided by 256 0011: divided by 512 0100: divided by 1024 0101: divided by 2048 0110: divided by 4096 0111: divided by 8192 1000: divided by 16384 1001: divided by 32768 Other setting: divided by 65536 (Note): The source clock is specified by GT2_CLK_SOURCE ([GT_SET:B0 0x32(5)].
3:0	GT1_CLK_SET[3:0]	0000	R/W	General purpose timer clock #1 division setting 0000: no division 0001: divided by 128 0010: divided by 256 0011: divided by 512 0100: divided by 1024 0101: divided by 2048 0110: divided by 4096 0111: divided by 8192 1000: divided by 16384 1001: divided by 32768 Other setting: divided by 65536 (Note): The source clock is specified by GT1_CLK_SOURCE ([GT_SET:B0 0x32(1)].

[Description]

- For details, please refer to the “General purpose timer”.

0x34[GT1_TIMER]

Function: General purpose timer #1 setting

Address:0x34 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	GT1_TIMER[7:0]	0000_0000	R/W	General purpose timer #1 period setting General purpose timer #1period = General purpose timer clock cycle ([GT_SET:B0 0x32(1)]) * Division setting ([GT_CLK_SET:B0 0x33(3-0)]) * General purpose timer 1 period setting (GT1_TIMER[7:0])

[Description]

- For details, please refer to the “General purpose timer”.

0x35[GT2_TIMER]

Function: General purpose timer #2 setting

Address:0x35 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	GT2_TIMER[7:0]	0000_0000	R/W	General purpose timer #2 period setting General purpose timer #2 period = GT2 clock cycle ([GY_SET:B0 0x32(5)]) * Division setting ([GT_CLK_SET:B0 0x33(7-4)]) * GT2 timer period setting (GT2_TIMER[7:0])

[Description]

- For details, please refer to the “General purpose timer”.

0x36[CCA_IGNORE_LVL]

Function: ED threshold level setting for excluding CCA judgement

Address:0x36 (BANK0)

Reset value:0xFE

Bit	Bit name	Reset value	R/W	Description
7:0	CCA_IGNORE_LVL[7:0]	1111_1110	R/W	ED threshold level setting for excluding CCA running average judgement (Note) An ED value exceeding this threshold, is not used for averaging defined by ED_AVG([ED_CTRL: B0 0x41(2-0)]). CCA result will not be judged until acquiring ED values reached averaging number. CCA_RSLT ([CCA_CTRL: B0 0x39(1-0)]) indicates 0b11 (evaluation on-going).

[Description]

- For details operation of CCA, please refer to the “CCA(Clear Channel Assessment) function”.

0x37[CCA_LVL]

Function: CCA threshold setting

Address:0x37 (BANK0)

Reset value:0x5C

Bit	Bit name	Reset value	R/W	Description
7:0	CCA_LVL[7:0]	0101_1100	R/W	CCA threshold level setting (setting range:0 to 255) (Note) If ED value exceed this threshold, CCA_RST ([CCA_CTRL: B0 0x39(1-0)]) indicates 0b01 (carrier detected)

[Description]

- For details operation of CCA, please refer to the “CCA(Clear Channel Assessment) function”.

0x38[CCA_ABORT]

Function: Timing setting for forced termination of CCA operation

Address:0x38 (BANK0)

Reset value: 0xFF

Bit	Bit name	Reset value	R/W	Description
7:0	CCA_ABORT[7:0]	1111_1111	R/W	CCA forced termination timing setting (range:0 to 255) * If set 0b0000_0000, this function becomes invalid. * 1bit resolution is 128μs * Time out function for avoiding incompleteness of CCA operation by carrier detection. If CCA operated period becomes the value defined by this register value x RSSI average interval (16μs), IDLE detection is terminated, packets are discarded, and RF state becomes TRX_OFF.

[Description]

- For details operation of CCA, please refer to “CCA(Clear Channel Assessment) function”.

0x39[CCA_CTRL]

Function: CCA control setting and result indication

Address:0x39 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7	CCA_STOP	0	R/W	CCA continuous mode termination setting (terminate by set 0b1) (Note) If CCA_CPU_EN is executed, CCA will continuously perform until this bit is set to 0b1.
6	CCA_IDLE_EN	0	R/W	CCA IDLE detection mode enable setting 0: disable 1: enable
5	CCA_CPU_EN	0	R/W	CCA continuous mode enable setting 0: disable 1: enable (Note) CCA will continue until terminated by CCA_STOP bit.
4	CCA_EN	0	R/W	CCA execution setting 0: not perform CCA 1: perform CCA (Note) After completion of CCA, reset to 0b0 automatically.
3	FAST_DET_MODE_EN	0	R/W	High speed carrier checking mode setting 0: during RX_ON, do not perform CCA. 1: during RX_ON, perform CCA. (Note) As a result of CCA, if no carrier found, automatically move to SLEEP state. Timer function can be combined together as well. For details, please refer to the “Wake-up timer”.
2	CCA_ABORT_EN	0	R/W	CCA forced termination setting 0: do not terminate CCA 1: terminate CCA (Note) valid if bit6(CCA_IDLE_EN) = 0b1.
1:0	CCA_RSLT[1:0]	00	R/W	CCA result 00: no carrier 01: carrier detected 10: CCA evaluation on-going (evaluating IDLE) 11: CCA evaluation on-going (ED value excluding CCA judgement acquisition.) Please refer to [CCA_IGNORE_LVL:B0 0x36] register. (Note) These bits are not cleared automatically. Every time CCA detects carrier, 0b00 should be set to clear these bits. Only 0b00 are valid for writing. CCA completion is indicated by INT[18] (group 3).

[Description]

- For details operation of CCA, please refer to the “CCA(Clear Channel Assessment) function”.
- Please do not set 0b1 to both bit6(CCA_IDLE_EN) and bit5(CCA_CPU_EN) at the same time.

0x3A[ED_RSLT]

Function: ED value indication

Address:0x3A (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	ED_VALUE[7:0]	0000_0000	R	ED value indication (Note) If ED_RSLT_SET([ED_CTRL: B0 0x41(3)]) = 0b0, ED value is updated constantly during RX_ON. If ED_RSLT_SET = 0b1, ED value is acquired at SyncWord detection timing. The value is updated at reading RX_FIFO.

[Description]

- For details of ED value acquisition operation, please refer to the “Energy detection value (ED value) acquisition function”

0x3B[IDLE_WAIT_H]

Function: IDLE detection period setting during CCA (high 2bits)

Address:0x3B (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:2	Reserved	00_0000	R/W	
1:0	IDLE_WAIT[9:8]	00	R/W	IDLE judgement max. wait time setting (high 2bits) (Note) In CCA IDLE judgement, it is used for detecting long IDLE (no carrier) period. (Note) Combined together with [IDLE_WAIT_L:B0 0x3C] register. IDLE detection period is programmed as follows. IDLE detection period = ED value averaging period (default 8 times = 128μs) + (IDLE_WAIT[9:0] * 16μs)

[Description]

- For details operation of CCA, please refer to the “CCA(Clear Channel Assessment) function”.

0x3C[IDLE_WAIT_L]

Function: IDLE detection period setting during CCA (low byte)

Address:0x3C (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	IDLE_WAIT[7:0]	0000_0000	R/W	IDLE judgement max. wait time setting (low byte) For details, please refer to [IDLE_WAIT_H:B0 0x3B] register

[Description]

- For details operation of CCA, please refer to the “CCA(Clear Channel Assessment) function”.

0x3D[CCA_PROG_H]

Function: IDLE judgement elapsed time indication during CCA (high 2bits)

Address:0x3D (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:2	Reserved	00_0000	R/W	
1:0	CCA_PROG[9:8]	00	R	IDLE judgement elapsed time indication during CCA (upper byte) (Note) combined together with [CCA_PROG_L:B0 0x3E] register. IDLE judgement elapsed time is calculated as follows. IDLE judgement elapsed time = ED value averaging period (default 8 times = 128μs) + (IDLE_WAIT[9:0] * 16μs)

[Description]

- For details operation of CCA, please refer to the “CCA(Clear Channel Assessment) function”.

0x3E[CCA_PROG_L]

Function: IDLE judgement elapsed time indication during CCA (low byte)

Address:0x3E (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	CCA_PROG[7:0]	0000_0000	R	IDLE judgement elapsed time indication during CCA (low byte) For details, please refer to [CCA:PROG_H:B0 0x3D] register.

[Description]

- For details operation of CCA, please refer to the “CCA(Clear Channel Assessment) function”.

0x3F[PREAMBLE_SET]

Function: Preamble pattern setting

Address:0x3F (BANK0)

Reset value: 0x05

Bit	Bit name	Reset value	R/W	Description
7:4	Reserved	0000	R/W	
3:0	PR_PAT[3:0]	0101	R/W	Preamble pattern setting * Sent in sequence from MSB side.

0x40[VCO_VTRSLT]

Function: VCO adjustment voltage result display

Address: 0x40 (BANK0)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	Description
7:3	Reserved	0_0000	R/W	
2	VTUNE_INT_ENB	0	R/W	Out of VCO adjustment voltage range detection and interrupt notification setting 0: Notify by PLL unlock detection interrupt (INT2[INT_SOURCE_GRP1: B0 0x0D(2)]) 1: Do not generate interrupt * When this is set to 0b1, PLL unlock interrupt is generated at PLL unlock or out of VCO adjustment voltage range detection.
1	VTUNE_COMP_H	0	R	VCO adjustment voltage upper limit threshold display 0: Adjustment voltage is lower than the upper limit 1: Adjustment voltage is equal to or higher than the upper limit
0	VTUNE_CONP_L	0	R	VCO adjustment voltage lower limit threshold display 0: Adjustment voltage is equal to or higher than the lower limit 1: Adjustment voltage is lower than the lower limit

0x41[ED_CTRL]

Function: ED detection control setting

Address: 0x41 (BANK0)

Initial value: 0xA0

Bit	Bit name	Reset value	R/W	Description
7	ED_CALC_EN	1	R/W	ED value calculation enable setting 0: disable ED value calculation 1: enable ED value calculation
6	CCADONE_MODE	0	R/W	RF state setting at high speed carrier checking 0: Move to SLEEP at carrier not detected Continue reception at carrier detected 1: Move to TX_ON at carrier not detected Move to SLEEP at carrier detected * This function is valid when FAST_DET_MODE_EN[CCA_CTRL: B0 0x39(4)] = 0b1.
5	CCA_ED_SEL	1	R/W	ED value calculation signal selection setting at high speed carrier checking 0: Calculate ED value based on channel filter bandpass signal 1: Channel filter 2 (two times as wide as channel filter band) bandpass signal * When this is set to 0b1, the channel filter calculates the ED value with two times as large as filter band set in CHFIL_BW_ADJ[CHFIL_BW: B0 0x54(6-0)].
4	ED_DONE	0	R/W	ED value calculation completion flag 0: calculation on-going (not completed) 1: ED value calculation completion
3	ED_RSLT_SET	0	R/W	ED indication setting Select ED value displayed in [ED_RSLT:B0 0x3A] register. 0: ED value constantly updated 1: ED value acquired at SyncWord detection timing * If this is set to 0b1, the ED value is updated at reading RX data FIFO. Please read [ED_RSLT:B0 0x3A] after reading FIFO.
2:0	ED_AVG[2:0]	000	R/W	ED value calculation average times setting 000: 1 time average 001: 2 times average 010: 4 times average 011: 8 times average 100: 16 times average 101: 32 times average Other than above: 16 times average * ED_AVG[2:0] must be set when ED value calculation is stopped (TRX_OFF state or TX_ON state or bit7(ED_CALC_EN) = 0b0).

[Description]

- For details of ED value acquisition operation, please refer to the “Energy detection value(ED value) acquisition function”.

0x42[TXPR_LEN_H]

Function: TX preamble length setting (high byte)

Address:0x42 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	TXPR_LEN[15:8]	0000_0000	R/W	TX preamble length setting (high byte) TX preamble length = (specified value x2) bits (Note) combined together with [TXPR_LEN_L: B0 0x43] register. (Note) Do not set value less than 0x0010 to TXPR_LEN[15:0].ML7345 requires more than or equal 0x0010 preamble for synchronization. (Note) If diversity is used, this parameter may have to change according to the data rate. Please refer to the "Initialization table"

0x43[TXPR_LEN_L]

Function: TX preamble length setting (low byte)

Address:0x43 (BANK0)

Reset value:0x08

Bit	Bit name	Reset value	R/W	Description
7:0	TXPR_LEN[7:0]	0000_1000	R/W	TX preamble length setting (low byte) For details, please refer to [TXPR_LEN_H:B0 0x42] register.

0x44[POSTAMBLE_SET]

Function: Postamble length and pattern setting

Address:0x44 (BANK0)

Reset value:0x12

Bit	Bit name	Reset value	R/W	Description
7	Reserved	0	R/W	
6:4	POSTAMBLE_LEN[2:0]	001	R/W	Postamble length setting Postamble length = (specified value x 2) bits.
3	Reserved	0	R/W	
2:1	POSTAMBLE_PAT[1:0]	01	R/W	Postamble pattern setting 00: "01" pattern repetition 01: "10" pattern repetition 10: repetition of the last CRC pattern and its inversion 11: reserved
0	POSTAMBLE_EN	0	R/W	Postamble enable setting 0: no postamble addition 1: postamble addition

0x45[SYNC_CONDITION1]

Function: RX preamble setting and ED threshold check setting

Address:0x45 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7	SYNC_ED_EN	0	R/W	ED threshold check enable setting during synchronization 0: disable ED threshold check during synchronization 1: enable ED threshold check during synchronization (Note) ED threshold value is set to the [SYNC_CONDITION2: B0 0x46] register.
6	Reserved	0	R/W	
5:0	RXPR_LEN[5:0]	00_0000	R/W	RX preamble checking length setting (setting range: 0 to 32, unit: bit) (Note) if larger than 0b10_0000, interpret as 0b10_0000. (Note) If the preamble comparison length set in RXPR_LEN[5:0] overlaps the AFC convergence time(Max 24 bits), syncword can not be detected. Therefore, please set this register to a value equal to or less than the number of bytes obtained by subtracting the AFC convergence time from the transmission preamble.

0x46[SYNC_CONDITION2]

Function: ED threshold setting during synchronization detection

Address:0x46 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	SYNC_ED_TH[7:0]	0000_0000	R/W	ED threshold value setting during synchronization (Note) If SYNC_ED_EN ([SYNC_CONDITION1: B0 0x45(7)]) = 0b1, ED threshold value become valid. (Note) If acquired ED value does not exceed this threshold, synchronization is not detected.

0x47[SYNC_CONDITION3]

Function: Bit error tolerance setting in RX preamble and SyncWord detection.

Address:0x47 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:4	SW_RCV[3:0]	0000	R/W	Error tolerance value (bits) in the SyncWord (setting range: 0 to 15)
3:0	PB_RCV[3:0]	0000	R/W	Error tolerance value (bits) in the preamble (setting range: 0 to 15)

0x48[2DIV_CTRL]

Function: Antenna diversity setting

Address:0x48 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:6	Reserved	00	R/W	
5	ANT_CTRL1	0	R/W	ANT control bit1
4	ANT_CTRL0	0	R/W	ANT control bit0
3	INV_ANT_SW	0	R/W	ANT_SW polarity setting
2	INV_TRX_SW	0	R/W	TRX_SW polarity setting
1	2PORT_SW	0	R/W	Antenna switch setting 0: SPDT switch is used 1: DPDT switch is used
0	2DIV_EN	0	R/W	Antenna diversity setting 0: no antenna diversity 1: antenna diversity

[Description]

- For details, please refer to the "Diversity function".

0x49[2DIV_RSLT]

Function: Antenna diversity result indication

Address:0x49 (BANK0)

Reset value:0x01

Bit	Bit name	Reset value	R/W	Description
7	2DIV_DONE	0	R	Antenna diversity search completion status 0: diversity search on-going (not completed) 1: diversity search completion
6:2	Reserved	0_0000	R/W	
1:0	2DIV_RSLT[1:0]	01	R	Antenna diversity result 01: Antenna 1 10: Antenna 2

[Description]

1. For details, please refer to the “Diversity function”.
2. This register is updated at SyncWord detection timing in each packet.

0x4A[ANT1_ED]

Function: Acquired ED value by antenna 1

Address:0x4A (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	ANT1_ED[7:0]	0000_0000	R	Acquired ED value by antenna 1 (Note) Set 2DIV_EN([2DIV_CTRL: B0 0x48(0)]) = 0b1. This register is updated at SyncWord detection timing in each packet. However, if diversity completion interrupt- ([INT_SOURCE_GRP2: B0 0x0D(2)]) is cleared, this register will be cleared.

0x4B[ANT2_ED]

Function: Acquired ED value by antenna 2

Address:0x4B (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	ANT2_ED[7:0]	0000_0000	R	Acquired ED value by antenna 2 (Note) Set 2DIV_EN([2DIV_CTRL: B0 0x48(0)]) = 0b1. This register is updated at SyncWord detection timing in each packet. However, if diversity completion interrupt- ([INT_SOURCE_GRP2: B0 0x0D(2)]) is cleared, this register will be cleared.

0x4C[ANT_CTRL]

Function: TX/RX antenna control setting

Address:0x4C (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:6	Reserved	00	R/W	
5	RX_ANT	0	R/W	Antenna setting for RX 0: antenna 1 1: antenna 2 (Note) Valid if bit4(RX_ANT_EN) = 0b01. This bit defines antenna during RX_ON.
4	RX_ANT_EN	0	R/W	Antenna setting enable for RX 0: disable 1: enable
3:2	Reserved	00	R/W	
1	TX_ANT	0	R/W	Antenna setting for TX 0: antenna 1 1: antenna 2 (Note) Valid If bit0(TX_ANT_EN) = 0b01. This bit defines antenna during TX_ON.
0	TX_ANT_EN	0	R/W	Antenna setting enable for TX 0: disable 1: enable

[Description]

1. For details, please refer to the “Diversity function”.

0x4D[MON_CTRL]

Function: Monitor function setting

Address:0x4D (BANK0)

Reset value:0x01

Bit	Bit name	Reset value	R/W	Description
7	BER_MODE	0	R/W	BER measurement mode setting 0: normal operation mode 1: BER measurement mode (Note) By setting BER measurement mode, demodulated data/clock are output from DIO/DCLK. For details, please refer to the "BER Measurement Setting"
6	FIFOMODE_MON	0	R/W	FIFO mode monitor setting 0: FIFO mode and DIO/DCLK are not output. 1: FIFO mode and DIO/DCLK are output. (Note) Demodulated data/clock are output from DIO/DCLK.
5:4	Reserved	00	R/W	
3:0	DMON_SET	0001	R/W	Digital monitor output signal selection setting 0000: "L" output 0001: CLK_OUT output 0010: PLL lock detection signal output (if PLL is locked, digital monitor signal outputs "H") 0011: Synchronization detection signal output (if synchronization is completed, digital monitor signal outputs "H") Other setting: reserved

0x4E[GPIO0_CTRL]

Function: GPIO0 pin (pin #16) configuration setting

Address:0x4E (BANK0)

Reset value:0x07

Bit	Bit name	Reset value	R/W	Description
7	GPIO0_INV	0	R/W	GPIO0 output signal polarity setting
6	GPIO0_OD	0	R/W	GPIO0 output OpenDrain setting
5	GPIO0_FORCEOUT	0	R/W	GPIO0 forced output value setting 0: "L" output 1: "H" output (Note) the setting of bit7(GPIO0_INV) does not affect on this output value.
4	GPIO0_FORCEOUTEN	0	R/W	GPIO0 forced output enable setting 0: disable 1: enable (output the value according to bit5(GPIO0_FORCEOUT) setting.)
3	Reserved	0	R/W	
2:0	GPIO0_IO_CFG[2:0]	111	R/W	GPIO0 input-output signal setting 000: [output] "L" level 001: [output] antenna switch control signal 1 (TX-RX switch signal: TRW_SW) 010: [output] antenna switch control signal 2 (antenna switch signal: ANT_SW) 011: [output] external PA control signal 100: [input/output] data (DIO) 101: [output] data clock (DCLK) 110: [output] digital monitor signal please refer to DEMON_SET[3:0] ([MON_CTRL:B0 0x4D(3-0)]). 111: [output] interrupt notification signal (SINTN)

0x4F[GPIO1_CTRL]

Function: GPIO1 pin (pin #17) configuration setting

Address:0x4F (BANK0)

Reset value:0x06

Bit	Bit name	Reset value	R/W	Description
7	GPIO1_INV	0	R/W	GPIO1 output signal polarity setting
6	GPIO1_OD	0	R/W	GPIO1 output OpenDrainsetting
5	GPIO1_FORCEOUT	0	R/W	GPIO1 output forced setting 0: "L" output 1: "H" output (Note) the setting of bit7(GPIO1_INV) does not affect on this output value.
4	GPIO1_FORCEOUTEN	0	R/W	GPIO1 forced output enable setting 0: disable 1: enable (output the value according to bit5(GPIO1_FORCEOUT) setting.)
3	Reserved	0	R/W	
2:0	GPIO1_IO_CFG [2:0]	110	R/W	GPIO1 input-output signal selection setting 000: [output] "L" level 001: [output] antenna switch control signal 1 (TX-RX switch signal: TRW_SW) 010: [output] antenna switch control signal 2 (antenna switch signal: ANT_SW) 011: [output] external PA control signal 100: [input/output] data (DIO) 101: [output] data clock (DCLK) 110: [output] digital monitor signal please refer to DEMON_SET[3:0] ([MON_CTRL:B0 0x4D(3-0)]) 111: [output] Interrupt notification signal (SINTN)

0x50[GPIO2_CTRL]

Function: GPIO2 pin (pin #18) configuration setting

Address:0x50 (BANK0)

Reset value:0x02

Bit	Bit name	Reset value	R/W	Description
7	GPIO2_INV	0	R/W	GPIO2 output signal polarity setting
6	GPIO2_OD	0	R/W	GPIO2 output OpenDrain setting
5	GPIO2_FORCEOUT	0	R/W	GPIO2 forced output value setting 0: "L" output 1: "H" output (Note) the setting of bit7(GPIO2_INV) does not affect on this output value.
4	GPIO2_FORCEOUTEN	0	R/W	GPIO2 forced output enable setting 0: disable 1: enable (output the value according to bit5(GPIO2_FORCEOUT) setting.)
3	Reserved	0	R/W	
2:0	GPIO2_IO_CFG [2:0]	010	R/W	GPIO2 input-output signal selection setting 000: [output] "L" level 001: [output] antenna switch control signal 1 (TX-RX switch signal: TRW_SW) 010: [output] antenna switch control signal 2 (antenna switch signal: ANT_SW) 011: [output] external PA control signal 100: [input/output] data (DIO) 101: [output] data clock (DCLK) 110: [output] digital monitor signal please refer DEMON_SET[3:0] ([MON_CTRL:B0 0x4D(3:0)]) 111: [output] Interrupt notification signal (SINTN)

0x51[GPIO3_CTRL]

Function: GPIO3 pin (pin#19) configuration setting

Address:0x51 (BANK0)

Reset value:0x01

Bit	Bit name	Reset value	R/W	Description
7	GPIO3_INV	0	R/W	GPIO3 output signal polarity setting
6	GPIO3_OD	0	R/W	GPIO3 output OpenDrain setting
5	GPIO3_FORCEOUT	0	R/W	GPIO3 output forced setting 0: "L" output 1: "H" output (Note) the setting of bit7(GPIO3_INV) does not affect on this output value.
4	GPIO3_FORCEOUTEN	0	R/W	GPIO3 forced output enable setting 0: disable 1: enable (output the value according to bit5(GPIO3_FORCEOUT) setting.)
3	Reserved	0	R/W	
2:0	GPIO3_IO_CFG [2:0]	001	R/W	GPIO3 input-output signal selection setting 000: [output] "L" level 001: [output] antenna switch control signal 1 (TX-RX switch signal:TRW_SW) 010: [output] antenna switch control signal 2 (antenna switch signal:ANT_SW) 011: [output] external PA control signal 100: [input/output] data (DIO) 101: [output] data clock (DCLK) 110: [output] digital monitor signal please refer to DEMON_SET[3:0] ([MON_CTRL:B0 0x4D(3:0)]) 111: [output] Interrupt notification signal (SINTN)

0x52[EXTCLK_CTRL]

Function: EXT_CLK pin (pin #10) control

Address:0x52 (BANK0)

Reset value:0x03

Bit	Bit name	Reset value	R/W	Description
7	EXTCLK_INV	0	R/W	EXT_CLK output signal polarity setting
6	EXTCLK_OD	0	R/W	EXT_CLK output OpenDrain setting
5	EXTCLK_FORCEOUT	0	R/W	EXT_CLK output forced setting 0: "L" output 1: "H" output (Note) the setting of bit7(EXTCLK_INV) does not affect on this output value.
4	EXTCLK_FORCEOUTEN	0	R/W	EXT_CLK forced output enable setting 0: disable 1: enable (output the value according to bit5(EXTCLK_FORCEOUT) setting.)
3	Reserved	0	R/W	
2:0	EXTCLK_IO_CFG [2:0]	011	R/W	EXT_CLK input/output signal selection setting 000: [input] external clock (32 kHz) 001: [output] antenna switch control signal 1 (TX/RX switch signal: TRX_SW) 010: [output] antenna switch control signal 2 (antenna switch signal: ANT_SW) 011: [output] external PA control signal 100: [input/output] data (DIO) 101: [output] During RX: RX clock output During TX: TX clock output 110: [output] Digital monitor signal 111: [output] interrupt notification signal (SINTN) output

0x53[SPI/EXT_PA_CTRL]

Function: SPI interface(SDI/SDO)pins/external PAcontrol

Address:0x53 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7	SDO_OD	0	R/W	SDO output Open Drain setting 0: CMOS output 1: Open Drain output
6	Reserved	0	R/W	
5	SDO_CFG	0	R/W	SDO pin (pin #12) input/output signal setting 0: [output] SDO (SPI interface) 1: [output] SDO (when SCEN pin (pin #14) = "L") SCEN pin = when "H", DCLK output For details, please refer to the "DIO function"
4	SDI_CFG	0	R/W	SDI pin (pin #15) input/output signal setting 0: [input] SDI(SPI interface) 1: [input] SDI (when SCEN pin (pin #14) = "L") [input/output] DIO (when SCEN pin = "H") For details, please refer to the "DIO function"
3:2	Reserved	00	R/W	
1	EXT_PA_CNT	0	R/W	External PA control signal control timing setting 0: TX_ON signal output. 1: PA_ON signal output. For details of each signal timing, please refer to "TX" in the "Timing Chart"
0	EXT_PA_EN	0	R/W	External PA control timing enable setting 0: disable ("L" output) 1: enable (valid bit1(EXT_PA_CNT) setting)

0x54[CHFIL_BW]

Function: Channel filter bandwidth setting

Address: 0x54 (BANK0)

Reset value: 0x14

Bit	Bit name	Reset value	R/W	Description
7	CHFIL_WIDE_SET	0	R/W	Channel Filter Wideband setting 0: Channel filter band width are set with CHFIL_BW_ADJ always 1: Channel filter band width are double width set with CHFIL_BW_ADJ always
6:0	CHFIL_BW_ADJ[6:0]	001_0100	R/W	Channel filter bandwidth setting (Setting range: 1 to 127) Channel filter bandwidth [Hz] = {Master clock frequency * (CHFIL_WIDE_SET+1)}/ (Setting value * 120) * The initial value is 10kHz. * For details, see the "Setting Channel Filter Bandwidth." * 0b000_0000 is prohibited

0x55[DC_I_ADJ_H]

Function: I phase DC offset adjustment setting (high 6bits)

Address: 0x55 (BANK0)

Reset value: 0x40

Bit	Bit name	Reset value	R/W	Description
7	DC_ADJ_SET	0	R/W	DC offset correction setting 0: Automatic adjustment 1: Manual adjustment
6	DC_ADJ_HOLD	1	R/W	DC offset adjustment hold setting 0: always updated 1: fix DC offset value after synchronized.
5:0	DC_I_ADJ[13:8]	000_0000	R/W	I phase DC offset adjustment setting * This adjustment value is valid when bit7 is set to 0b1. * A negative setting value is specified in the two's complement format. * Combined with 8 bits of [DC_I_ADJ_L:B0 0x56] register.

0x56[DC_I_ADJ_L]

Function: I phase DC offset adjustment setting (low byte)

Address: 0x56 (BANK0)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	Description
7:0	DC_I_ADJ[7:0]	0000_0000	R/W	I phase DC offset adjustment setting * For details, please refer to [DC_I_ADJ_H:B0 0x55] register.

0x57[DC_Q_ADJ_H]

Function: Q phase DC offset adjustment setting (high 6bits)

Address: 0x57 (BANK0)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	Description
7:6	Reserved	00	R/W	
5:0	DC_Q_ADJ[13:8]	00_0000	R/W	Q phase DC offset adjustment setting * This adjustment value is valid when DC_ADJ_SET[DC_I_ADJ_H: B0 0x55(7)] is set to 0b1. * A negative setting value is specified in the two's complement format. * Combined with 8 bits of [DC_I_ADJ_L:B0 0x58] register.

0x58[DC_Q_ADJ_L]

Function: Q phase DC offset adjustment setting (low byte)

Address: 0x58 (BANK0)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	Description
7:0	DC_Q_ADJ[7:0]	0000_0000	R/W	Q phase DC offset adjustment setting * For details, please refer to [DC_Q_ADJ_H:B0 0x57] register.

0x59[DC_FIL_ADJ]

Function: DC offset adjustment filter setting
Address: 0x59 (BANK0)
Reset value: 0x01

Bit	Bit name	Reset value	R/W	Description
7:6	Reserved	000	R/W	
5	DC_FIL_MODE	0	R/W	DC offset adjustment filter mode setting 0: Start with the initial state 1: Start with DC offset value at receiving last packet
4	DC_FIL_ON	0	R/W	DC offset adjustment filter enable setting 0: disable 1: enable
3	Reserved	0	R/W	
2:0	DC_FIL_ADJ[2:0]	001	R/W	DC offset adjustment filter setting 000: 1/4 001: 1/8 010: 1/16 011: 1/32 100: 1/64 * Set the adjustment filter constant to be used when DC_ADJ_SET[DC_I_ADJ_H: B0 0x55(7)] is set to 0b0 (automatic adjustment).

0x5A[IQ_MAG_ADJ_H]

Function: IF IQ amplitude balance adjustment (high 4bits)

Address: 0x5A (BANK0)

Reset value: 0x08

Bit	Bit name	Reset value	R/W	Description
7	IQ_ADJ_DONE	0	R/W	IQ automatic adjustment completion display 0: Not completed 1: Completed
6	IQ_ADJ_RSLT	0	R/W	IQ automatic adjustment status display 0: RSSI value after IQ automatic adjustment is larger than RSSI threshold set in [IQ_ADJ_TARGET: B0 0x5F] 1: RSSI value after IQ automatic adjustment is smaller than RSSI threshold set in [IQ_ADJ_TARGET: B0 0x5F]
5	LOCAL_SEL	0	R/W	RX local frequency setting 0: Lower-Local setting (for Normal receiving mode) 1: Upper-Local setting (for IQ adjustment) * Set 0b0 when Normal receiving mode
4	IQ_ADJ_START	0	R/W	IQ automatic adjustment execution 0: Execution completion 1: Execution start * The result after automatic adjustment is stored in IQ_MAG_ADJ[11:0], IQ_PHASE_ADJ_SIGN [IQ_PHASE_ADJ_H: B0 0x5C(4)] and IQ_PHASE_ADJ [IQ_PHASE_ADJ_H/L: B0 0x5C(3-0)/0x5D(7-0)].
3:0	IQ_MAG_ADJ[11:8]	1000	R/W	IQ signal amplitude adjustment setting (high 4bits) * Combined with 8bits of the [IQ_MAG_ADJ_L: B0 0x5B] register, this is calculated using a total of 12bits. bit11: 1 bit10: 1/2 bit9: 1/4 bit8: 1/8 bit7: 1/16 bit6: 1/32 bit5: 1/64 bit4: 1/128 bit3: 1/256 bit2: 1/512 bit1: 1/1024 bit0: 1/2048

[Description]

- Image rejection can be adjusted by IQ_MAG_ADJ[11:0]. For details, please refer to the "I/Q Adjustment".

0x5B[IQ_MAG_ADJ_L]

Function: IF IQ amplitude balance adjustment (low byte)

Address: 0x5B (BANK0)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	Description
7:0	IQ_MAG_ADJ[7:0]	0000_0000	R/W	IQ signal amplitude adjustment setting (low byte) * Combined with 4bits of [IQ_MAG_ADJ_H: B0 0x5A] register, this is calculated using a total of 12bits.

[Description]

- Image rejection can be adjusted by IQ_MAG_ADJ[11:0]. For details, please refer to the "I/Q Adjustment".

0x5C[IQ_PHASE_ADJ_H]

Function: IF IQ phase balance adjustment (high 3bits)

Address: 0x5C (BANK0)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	Description
7:5	Reserved	000	R/W	
4	IQ_PHASE_ADJ_SIGN	0	R/W	IQ signal phase adjustment sign bit 0: Plus 1: Minus
3	Reserved	0	R/W	
2:0	IQ_PHASE_ADJ[10:8]	000	R/W	IQ signal phase adjustment setting (high 3bits) * Combined with 8bits of the [IQ_PHASE_ADJ_L:B0 0x5D] register, this is calculated using a total of 11bits. bit10: 1/2 bit9 : 1/4 bit8 : 1/8 bit7 : 1/16 bit6 : 1/32 bit5 : 1/64 bit4 : 1/128 bit3 : 1/256 bit2 : 1/512 bit1 : 1/1024 bit0 : 1/2048

[Description]

- Image rejection can be adjusted by IQ_PHASE_ADJ [10:0] and IQ_PHASE_ADJ_SIGN. For details, please refer to the "I/Q Adjustment".

0x5D[IQ_PHASE_ADJ_L]

Function: IF IQ phase balance adjustment (low byte)

Address: 0x5D (BANK0)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	Description
7:0	IQ_PHASE_ADJ[7:0]	0000_0000	R/W	IQ signal phase adjustment setting (low byte) * Combined with 3bits of [IQ_PHASE_ADJ_H:B0 0x5C] register, this is calculated using a total of 11bits.

[Description]

- Image rejection can be adjusted by IQ_PHASE_ADJ [10:0] and IQ_PHASE_ADJ_SIGN. For details, please refer to the "I/Q Adjustment".

0x5E[IQ_ADJ_WAIT]

Function: IF IQ automatic adjustment RSSI acquisition wait time

Address: 0x5E (BANK0)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	Description
7:5	Reserved	000	R/W	
4	IQ_ADJ_MODE	0	R/W	IQ automatic adjustment mode setting 0: Best adjustment mode 1: Simple adjustment mode * When this is set to 0b1, IQ automatic adjustment is terminated when a detected RSSI is equal to or less than threshold set in [IQ_ADJ_TARGET: B0 0x5F] during automatic adjustment.
3:2	Reserved	00	R/W	
1:0	IQ_ADJ_WAIT[1:0]	00	R/W	IQ automatic adjustment RSSI acquisition wait time setting 00: 1ms 01: 750μs 10: 500μs 11: 250μs

[Description]

- For details, please refer to the "I/Q Adjustment".

0x5F[IQ_ADJ_TARGET]

Function: IF IQ automatic adjustment RSSI judgment threshold

Address: 0x5F (BANK0)

Reset value: 0x38

Bit	Bit name	Reset value	R/W	Description
7:0	IQ_ADJ_TARGET[7:0]	0011_1000	R/W	IQ automatic adjustment RSSI judgment threshold * The comparison result between the final RSSI value after IQ automatic adjustment and this setting value is displayed in IQ_ADJ_RSLT[IQ_MAG_ADJ_H: B0 0x5A(6)].

[Description]

- For details, please refer to the "I/Q Adjustment".

0x60[DEC_GAIN]

Function: Decimation gain setting

Address: 0x60 (BANK0)

Reset value: 0x04

Bit	Bit name	Reset value	R/W	Description
7:4	Reserved	0000	R/W	
3:0	DEC_GAIN[3:0]	0100	R/W	Decimation gain setting 0000: 1/32768 (1/2 ¹⁵) times 0001: 1/16384 (1/2 ¹⁴) times 0010: 1/8192 (1/2 ¹³) times 0011: 1/4096 (1/2 ¹²) times 0100: 1/2048 (1/2 ¹¹) times 0101: 1/1024 (1/2 ¹⁰) times 0110: 1/512 (1/2 ⁹) times 0111: 1/256 (1/2 ⁸) times 1000: 1/128 (1/2 ⁷) times 1001: 1/64 (1/2 ⁶) times 1010: 1/32 (1/2 ⁵) times 1011: 1/16 (1/2 ⁴) times 1100: 1/8 (1/2 ³) times 1101: 1/4 (1/2 ²) times 1110: 1/2 (1/2 ¹) times 1111: 1 time

0x61[IF_FREQ]

Function: IF frequency selection

Address: 0x61 (BANK0)

Reset value: 0x02

Bit	Bit name	Reset value	R/W	Description
7:3	Reserved	0_0000	R/W	
2:0	IF_FREQ[2:0]	010	R/W	IF frequency selection 000: 125kHz 001: 109.375kHz 010: 93.75kHz 011: 78.125kHz 100: 62.5kHz 101: prohibited 110: prohibited 111: 0kHz

[Description]

- For details, please refer to the “IF frequency setting”.

0x62[OSC_ADJ1]

Function: Coarse adjustment of load capacitance for oscillation circuits

Address: 0x62 (BANK0)

Reset value: 0x88

Bit	Bit name	Reset value	R/W	Description
7:4	OSC_ADJ_COARSE_XO [3:0]	1000	R/W	XO load capacitance coarse adjustment
3:0	OSC_ADJ_COARSE_XI [3:0]	1000	R/W	XI load capacitance coarse adjustment

[Description]

- For details, please refer to the “Oscillation Circuits Adjustment”.

0x63[OSC_ADJ2]

Function: Fine adjustment of load capacitance for oscillation circuits

Address: 0x63 (BANK0)

Reset value: 0x80

Bit	Bit name	Reset value	R/W	Description
7:0	OSC_ADJ_FINE[7:0]	1000_0000	R/W	Fine adjustment of load capacitance - approximately 0.02pF/step (adjustment range 0x00 to 0x77)

[Description]

- For details, please refer to the “Oscillation Circuits Adjustment”.

0x64[Reserved]

Function:

Address: 0x64 (BANK0)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	Description
7:0	Reserved	0000_0000	R/W	

0x65[OSC_ADJ4]

Function: Oscillation circuit bias adjustment (start-up)

Address: 0x65 (BANK0)

Reset value: 0x0F

Bit	Bit name	Reset value	R/W	Description
7:6	Reserved	00	R/W	
5	OSC_START_SET	0	R/W	OSC start mode setting 0: High-speed starting mode Start with [OSC_ADJ1: B0 0x62] = 0x00, [OSC_ADJ1: B0 0x63] = 0x00 setting 1: Normal starting mode Start with the value set in [OSC_ADJ1: B0 0x62], [OSC_ADJ1: B0 0x63] (note) After OSC output(clock) becomes stable In High-speed starting mode it is changes the mode set by [OSC_ADJ1: B0 0x62], [OSC_ADJ1: B0 0x63] automatically.
4:0	Reserved	0_1111	R/W	

0x66[RSSI_ADJ]

Function: RSSI value adjustment

Address:0x66 (BANK0)

Reset value:0x28

Bit	Bit name	Reset value	R/W	Description
7	RSSI_ADD	0	R/W	Adjustment direction setting 0: decrease (set -) 1: increase (set +)
6	Reserved	0	R/W	
5:0	RSSI_ADJ[5:0]	10_1000	R/W	RSSI adjustment value setting

[Description]

- For details, please refer to the “Energy Detection Value (ED Value) Adjustment”.

0x67[PA_MODE]

Function: PA mode setting/PA regulator coarse adjustment

Address:0x67 (BANK0)

Reset value:0x13

Bit	Bit name	Reset value	R/W	Description
7	Reserved	0	R/W	
6	PA_RAMP_SEL	0	R/W	PA ramp control select setting 0: ML7345 mode 1: ML7345C mode
5:4	PA_MODE[1:0]	01	R/W	PA mode setting [ML7345] 00: 0dBm(1mW) mode 01: 10dBm(10mW) mode 10: 13dBm(20mW) mode 11: (not allowed) [ML7345C] 10: 20dBm(100mW) mode Other setting: (not allowed)
3:0	PA_REG[3:0]	0011	R/W	PA regulator output voltage coarse adjustment setting

[Description]

- For details, please refer to the “PA Adjustment”.

0x68[PA_REG_FINE_ADJ]

Function: PA regulator fine adjustment

Address:0x68 (BANK0)

Reset value:0x10

Bit	Bit name	Reset value	R/W	Description
7:6	Reserved	00	R/W	
5:0	PA_REG_FINE_ADJ[5:0]	01_0000	R/W	PA regulator output voltage fine adjustment setting (Note) PA output power can be adjusted in steps of less than 0.2dB.

[Description]

- For details, please refer to the “PA Adjustment”.

0x69[PA_ADJ]

Function: PA gain adjustment

Address:0x69 (BANK0)

Reset value:0x06

Bit	Bit name	Reset value	R/W	Description
7:5	Reserved	000	R/W	
4:0	PA_ADJ[4:0]	0_0110	R/W	PA output gain adjustment setting

[Description]

- For details, please refer to the “PA Adjustment”.

0x6A-0x6D[Reserved]

Function:

Address:0x6A-0x6D (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	Reserved	0000_0000	R/W	

0x6E[VCO_CAL]

Function: VCO calibration setting or status indication

Address:0x6E (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7	CAL_WR_EN	0	R/W	VCO calibration mode setting 0: automatic setting mode 1: forced writing mode
6:0	VCO_CAL[6:0]	000_0000	R/W	Current VCO calibration value setting (Note) In automatic setting mode, current calibration value is indicated. (Note) In forced writing mode, the value set to VCO_CAL[6:0] will be applied as the calibration value. (If CAL_WR_EN = 0b0, the set value is ignored.) (Note) after completion of clock stabilization, the value will be 0b100_0000.

[Description]

- For details, please refer to the “VCO Adjustment”.

0x6F[VCO_CAL_START]

Function: VCO calibration execution

Address:0x6F (BANK0)

Reset value:0x00

Bit	Bit name	Reset valu	R/W	Description
7:5	Reserved	000	R/W	
4	AUTO_VCOCAL_EN	0	R/W	Automatic VCO calibration execution enable 0: disable automatic VCO calibration 1: execute automatic calibration when recovering from the SLEEP state.
3:1	Reserved	000	R/W	
0	VCO_CAL_START	0	R/W	Execute VCO calibration 0: execution completed 1: execution started

[Description]

- For details, please refer to the “VCO Adjustment”.

0x70[CLK_CAL_SET]

Function: Low speed clock calibration control

Address:0x70 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:4	CLK_CAL_DIV[3:0]	0000	R/W	Clock division control for low speed clock calibration 0000: no division 0001: no division Other setting: division setting
3:1	Reserved	000	R/W	
0	CLK_CAL_START	0	R/W	Execute low speed clock calibration 0: execution completion 1: execution start

[Description]

- For details, please refer to the “Low speed clock shift detection function”.

0x71[CLK_CAL_TIME]

Function: Low speed clock calibration time setting

Address:0x71 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:6	Reserved	00	R/W	
5:0	CLK_CAL_TIME [5:0]	00_0000	R/W	Low speed Clock calibration time setting Calibration time = Wake-up timer clock cycle ([SLEEP/WU_SET:B0 0x2D(2)]) * [set value]

[Description]

- For details, please refer to the “Low speed clock shift detection function”.

0x72[CLK_CAL_H]

Function: Low speed clock calibration result indication (high byte)

Address:0x72 (BANK0)

Reset value:0xFF

Bit	Bit name	Reset value	R/W	Description
7:0	CLK_CAL [15:8]	1111_1111	R	Low speed clock calibration result (high byte)

[Description]

- For details, please refer to the “Low speed clock calibration Auxiliary function”.

0x73[CLK_CAL_L]

Function: Low speed clock calibration result indication (low byte)

Address:0x73 (BANK0)

Reset value:0xFF

Bit	Bit name	Reset value	R/W	Description
7:0	CLK_CAL [7:0]	1111_1111	R	Low speed clock calibration result (low byte)

[Description]

- For details, please refer to the “Low speed clock calibration Auxiliary function”.

0x74[Reserve]

Function:

Address:0x74 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	Reserved	0000_0000	R/W	

0x75[SLEEP_INT_CLR]

Function: Interrupt clear setting during SLEEP state

Address: 0x75 (BANK0)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	Description
7:2	Reserved	000_0000	R/W	
1	AUTO_SLEEP_INT_CLR	0	R/W	Interrupt clear setting during automatic SLEEP 0: not clear interrupt 1: clear interrupt * The interrupt is automatically cleared at wake-up during wake-up timer operation.
0	SLEEP_INT_CLR	0	R/W	Interrupt clear setting during SLEEP 0: not clear interrupt 1: clear interrupt * During SLEEP state, interrupt cannot be cleared by [INT_SOURCE_GRP*: B0 0x0D/0E/0F] registers. By setting this bit to 0b1, interrupt can be cleared. This register can be written only during SLEEP state. After return from SLEEP state, this bit becomes 0b0. * This is applicable to all interrupts [INT_SOURCE_GRP*: B0 0x0D/0E/0F].

0x76[RF_TEST_MODE]

Function: TX test pattern setting

Address:0x76 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:6	Reserved	00	R/W	
5	TEST5	0	R/W	CW output
4	TEST4	0	R/W	"01" pattern output
3	TEST3	0	R/W	All "0" output
2	TEST2	0	R/W	All "1" output
1	TEST1	0	R/W	PN9 output
0	TEST_EN	0	R/W	Test mode enable 0: disable test mode 1: enable test mode

[Description]

1. During normal operation, all bits have to be 0b0.
2. More than one bits are enabled at the same time, lowest bit is valid.
3. Data rate is value in the TX_DRATE[3:0] ([DRATA_SET: B0 0x06(3-0)]).
4. During PN9 output setting, any PN9 polynomial can be specified by [WHT_CFG: B1 0x66].

Most of the commercial Bit error metter use PN9's polynomial as x^9+x^4+1 , which is equivalent to [WHT_CFG: B1 0x66] = 0x08.

0x77[STM_STATE]

Function: State machine status/synchronization status indication

Address:0x77 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7	MODE_DET_RSLT	0	R	Receiving mode indication 0: Receive mode T 1: Receive mode C (Note) Indication is valid when 2MODE_DET_EN([2MODE_DET:B3 0x23(0)]) = 0b1. (Note) Updated at every SyncWord detection
6	SYNC_STATE	0	R	RX synchronization detection status 0: not synchronized 1: synchronization detected
5	SW_DET_RSLT	0	R	Receiving format indication 0: detect SyncWord #1 (Format A) 1: detect SyncWord #2 (Foomat B) (Note) Indication is valid whne Packet format A or B is selected. PKT_FORMAT[1:0] ([PKT_CTRL1: B0 0x04(1-0)]) = 0b00 or 0b01 (Note)Updated at every SyncWord detection timing.
4:0	PHY_STATE[4:0]	0_0000	R	State machine status 0_0000: IDLE state 0_0001: Preamble transmission state 0_0010: SyncWord transmission state 0_0011: L-field transmission state 0_0100: Data area TX state 0_0101: Postamble transmission state 0_0110: TX delay waiting state 0_0111: DIO TX state 1_0010: SyncWord detection state 1_0011: L-field receiving state 1_0100: Data area receiving state 1_0111: DIO RX state

0x78[FIFO_SET]

Function: FIFO readout setting

Address:0x78 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:2	Reserved	00_0000	R/W	
1	FAST_CCA_LC	0	R/W	Low power consumption mode setting in High-speed carrier checking 0: disabled 1: enabled * Demodulation is stopped during High-speed carrier checking
0	FIFO_R_SEL	0	R/W	FIFO readout setting 0: read RX FIFO 1: read TX FIFO (Note) [RD_FIFO:B0 0x7F] register is used for reading both RX FIFO and TX FIFO. If 0b1 is set in order to read TX FIFO, please readout data length specified by [TX_PKT_LEN_H/L: B0 0x7A/7B] registers or set STATE_CLR1 ([STATE_CLR:B0 0x16(1)]) = 0b1 (RX FIFO pointer clear). If FIFO read is aborted without RX FIFO pointer clear and then change to read RX FIFO, reading starts from the interrupting pointer. Therefore RX FIFO could not be read correctly

0x79[RX_FIFO_LAST]

Function: RX FIFO data usage status indication

Address:0x79 (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:6	Reserved	00	R/W	
5:0	RX_FIFO_LAST[5:0]	00_0000	R	RX FIFO data usage status (range: 0 to 63) For details, please refer to the "FIFO control function"

0x7A[TX_PKT_LEN_H]

Function: TX packet length setting (high byte)

Address:0x7A (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	TX_PKT_LEN[15:8]	0000_0000	R/W	TX packet length setting (high byte) (Note) setting TX data Length. FormatA: Length excluded L-field and CRC-field FormatB/C: Length excluded L-field (Note) combined together with [TX_PKT_LEN_L: B0 0x7B] register. high byte value is valid when LENGTH_MODE([PKT_CTRL: B0 0x05 (0)]) = 0b1 For details, please refer to the "FIFO control function"

0x7B[TX_PKT_LEN_L]

Function: TX packet length setting (low byte)

Address:0x7B (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	TX_PKT_LEN[7:0]	0000_0000	R/W	TX packet length setting (low byte) For details, please refer to [PKT_LEN_H: B0 0x7A] register.

0x7C[WR_TX_FIFO]

Function: TX FIFO

Address:0x7C (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	TX_FIFO[7:0]	0000_0000	W	TX FIFO (Note) TX data stored in the TX FIFO is one packet, regardless of packet length. If one packet is stored - (after generation of TX data request acceptance completion interrupt (INT[17] (group 3) and before generation of TX completion interrupt, INT16 (group3)) - and if the next writing access is attempted, the TX FIFO will be over-written. And TX FIFO access error interrupt, INT[20] (group3) will be generated. In case of TX FIFO access error occurs, set STATE_CLR0([STATE_CLR: B0 0x16(0)]) = 0b1. (TX FIFO pointer clear) For details, please refer to the "FIFO control function".

0x7D[RX_PKT_LEN_H]

Function: RX packet length indication (high byte)

Address:0x7D (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	RX_PKT_LEN[15:8]	0000	R	RX packet Length value (high byte) (Note) combined together with [RX_PKT_LEN_L: B0 0x7E] register. (Note) FormatA/B/C: indicating packet length excluding L-field.

0x7E[RX_PKT_LEN_L]

Function: RX packet length indication (low byte)

Address:0x7E (BANK0)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	RX_PKT_LEN[7:0]	0000_0000	R	RX packet Lengthvalue (low byte) For details, please refer to [RX_PKT_LEN_H: B0 0x7D] register.

0x7F[RD_FIFO]

Function: FIFO read

Address: 0x7F (BANK0)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	Description
7:0	RD_FIFO[7:0]	0000_0000	R	FIFO read * Read FIFO specified by FIFO_R_SEL([FIFO_SET: B0 0x78(0)]). * When RX operation, RX data can be stored up to one packet length, regardless of packet length. If one packet data is stored and the next packet is received, the FIFO will be over-written. * If FIFO read is aborted, set STATE_CLR1 ([STATE_CLR:B0 0x16(1)]) = 0b1 (RX FIFO pointer clear). * For details, please refer to the "FIFO control function". * If FIFO is read during sleep, set STATE_CLR1([STATE_CLR: B0 0x16(1)]) = 0b1 to clear the RX FIFO pointer.

•Register Bank1

0x00[BANK_SEL]

Function: Register access selection

Address:0x00 (BANK1)

Reset value:0x11

Bit	Bit name	Reset value	R/W	Description
7	B3_ACEN	0	R/W	BANK3 register access enable 0: access disable 1: access enable
6	B2_ACEN	0	R/W	BANK2 register access enable 0: access disable 1: access enable BANK2
5	B1_ACEN	0	R/W	BANK1 register access enable 0: access disable 1: access enable BANK1
4	B0_ACEN	1	R/W	BANK0 register access enable 0: access disable 1: access enable BANK0
3:0	BANK[3:0]	0001	R/W	BANK switching 0b0001: BANK0 access 0b0010: BANK1 access 0b0100: BANK2 access 0b1000: BANK3 access Others than above: not allowed

[Description]

- Do not access BANK1 registers during VCO calibration.
- Register access can be done by CLK_INIT_DONE([CLK_SET1: B0 0x02(7)]) = 0b0.
But the register related to RF status has to be changed after CLK_INIT_DONE = 0b1.

0x01[CLK_OUT]

Function: CLKOUT output frequency setting

Address:0x01 (BANK1)

Reset value:0x05

Bit	Bit name	Reset value	R/W	Description
7:0	CLK_DIV[7:0]	0000_0101	R/W	Output clock frequency setting The following formula is used. 0000_0000: 24MHz 0000_0001: 12MHz 0000_0010: 8MHz (Duty ratio ...High:Low = 1:2) 0000_0011: 6MHz 0000_0100: 4MHz 0000_0101: 3MHz 0000_0110: 2.4MHz 0000_0111: 0.75MHz 0000_1000: 0.375MHz Other setting: The following formula is used to define output frequency. Output frequency = $24 / (16 \times [\text{set value}] + 2)$ [MHz] For example, If value is 0x09, Output frequency = $24 / (16 \times 9 + 2) = 164\text{kHz}$

0x02[TX_RATE_H]

Function: TX data rate conversion setting (high 4bits)

Address:0x02 (BANK1)

Reset value:0x01

Bit	Bit name	Reset value	R/W	Description
7:4	Reserved	0000	R/W	
3:0	TX_RATE[11:8]	0001	R/W	TX data rate conversion setting (high 4bits) (Note) combined together with [TX_RATE_L: B1 0x03] register. When a given data rate is set, the following formula is used. Setting value = round (24MHz / 10 / [a given data rate]) For details, please refer to the "Data rate setting function"

0x03[TX_RATE_L]

Function: TX data rate conversion setting (low byte)

Address:0x03 (BANK1)

Reset value:0xF4

Bit	Bit name	Reset value	R/W	Description
7:0	TX_RATE[7:0]	1111_0100	R/W	TX data rate conversion setting (low byte) For details, please refer to [TX_RATE_H:B1 0x02] register .

0x04[RX_RATE1_H]

Function: RX data rate conversion setting 1 (high 4bits)

Address:0x04 (BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:4	Reserved	0000	R/W	
3:0	RX_RATE1[11:8]	0000	R/W	RX data rate conversion setting (high 4bits) (Note) combined together with [RX_RATE1_L: B1 0x05] register. When a given data rate is set, the following formula is used. Setting value = round (24MHz / {[a given data rate] × [RX_RATE2]register})) For details, please refer to the "Data rate setting function"

0x05[RX_RATE1_L]

Function: RX data rate conversion setting 1 (low byte)

Address:0x05 (BANK1)

Reset value:0x14

Bit	Bit name	Reset value	R/W	Description
7:0	RX_RATE1[7:0]	0001_0100	R/W	RX data rate conversion setting 1 (low byte) For details, please refer to "[RX_RATE1_H:B1 0x04]" register.

0x06[RX_RATE2]

Function: RX data rate setting 2

Address: 0x06 (BANK1)

Reset value: 0x7D

Bit	Bit name	Reset value	R/W	Description
7	Reserved	0	R/W	
6:0	RX_RATE2[6:0]	0111_1101	R/W	RX data rate conversion setting 2 (setting range: 30 to 127) * Combined with the RX_RATE1 register. For details, please refer to [RATE_SET1_H/L] register. * Do not set this to a value between 0x1D and 0x01. Note that 0x00 is set as 128.

0x07[Reserved]

Function:

Address:0x07(BANK1)

Reset value:0xFE

Bit	Bit name	Reset value	R/W	Description
7:0	Reserved	1111_1110	R/W	

0x08[OSC_W_SEL]

Function: Clock stabilization waiting time setting

Address:0x08 (BANK1)

Reset value:0x40

Bit	Bit name	Reset value	R/W	Description
7	Reserved	0	R/W	
6:5	OSC_W_SEL[1:0]	10	R/W	Clock stabilization waiting time setting 00: 500μs 01: 250μs 10: 50μs 11: 10μs (Note) When start-up or return from SLEEP state, the waiting time for clock stabilization is set by this register. For details, please refer to "Start-up time" in the "Timing Chart".
4:0	Reserved	0_0000	R/W	Reserved

0x09-0x0A[Reserved]

Function:

Address:0x09-0x0A(BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	Reserved	0000_0000	R/W	

0x0B[PLL_LOCK_DETECT]

Function: PLL lock detection setting

Address:0x0B (BANK1)

Reset value:0x81

Bit	Bit name	Reset value	R/W	Description
7	PLL_LD_EN	1	R/W	State control after PLL unlock detection when TX operation 0: Keep TX state 1: Stop TX state forcibly by Force_TRX_OFF (Note) after PLL unlock detection, generates INT2 (group 1) and then move to selected state. (Note) during RX operation, after PLL unlock detection, generates INT2 and keep RX state.
6:0	TIM_PLL_LD[6:0]	000_0001	R/W	PLL lock detection time adjustment Detection time = ([set value] * 8 μ s + 1 μ s (default: 9 μ s) (Note) If PLL lock detection signal = "H" period exceeds the detection time, determined as PLL lock. If detecting PLL lock detection signal = "L", determined as PLL unlock immediately.

(Note)

1. When move to IDLE state due to PLL unlock detection, please clear PLL unlock interrupt (INT[2] group1) before transmitting or receive next data. And [RF_STATE:B0 0x0B] registers write access must be after 5 μ s.
2. For details about PLL unlock detection condition and timing, please refer to the "VCO Adjustment".

0x0C[GAIN_HTOL]

Function: Threshold level setting for switching "high gain" to "low gain"

Address:0x0C (BANK1)

Reset value:0x93

Bit	Bit name	Reset value	R/W	Description
7:0	AGC_TH_LH[7:0]	1001_0011	R/W	Gain switching threshold value (high gain to low gain)

[Description]

1. For details operation of RSSI adjustment using this register, please refer to the "Energy Detection Value(ED value) Adjustment"

(Note)

1. Please use the value specified in the "Initialization table".
2. This register value and [GAIN_LTOH] value have to be
AGC_TH_HL > AGC_TH_LH.

0x0D[GAIN_LTOH]

Function: Threshold level setting for switching "low gain" to "high gain"

Address:0x0D (BANK1)

Reset value:0x35

Bit	Bit name	Reset value	R/W	Description
7:0	AGC_TH_LH[5:0]	0011_0101	R/W	Gain switching threshold (low gain to high gain)

[Description]

1. For details operation of RSSI adjustment using this register, please refer to the "Energy Detection Value(ED value) Adjustment".

(Note)

1. Please use the value specified in the "Initialization table".
2. This register value and [GAIN_HTOL] value have to be
AGC_TH_HL > AGC_TH_LH.

0x0E[GAIN_HOLD]

Function: Gain switching setting

Address:0x0E (BANK1)

Reset value:0x80

Bit	Bit name	Reset value	R/W	Description
7	GAIN_SYNC_HOLD	1	R/W	Gain switching setting 0: constantly updating 1: Upon synchronization established, gain will be fixed. (Note) During BER measurement, set 0b0.
6:0	Reserved	000_0000	R/W	

0x0F-0x10[Reserved]

Function:

Address:0x0F-0x10(BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	Reserved	0000_0000	R/W	

0x11[RSSI_ADJ_L]

Function: RSSI offset value setting during low gain operation

Address:0x11 (BANK1)

Reset value:0x28

Bit	Bit name	Reset value	R/W	Description
7	Reserved	0	R/W	
6:0	RSSI_GCADD[6:0]	010_1000	R/W	RSSI offset value during low gain operation

[Description]

- For details operation of RSSI adjustment using this register, please refer to the “Energy Detection Value(ED value) Adjustment”.

(Note)

- Please use the value specified in the “Initialization table”.

0x12[RSSI_STABLE_TIME]

Function: RSSI stabilization wait time setting

Address: 0x12 (BANK1)

Reset value: 0x25

Bit	Bit name	Reset value	R/W	Description
7	Reserved	0	R/W	
6:4	RSSI_STABLE2[2:0]	010	R/W	<p>RSSI stabilization wait time setting after gain switching at high speed carrier checking</p> <p>* This period is RSSI stabilization time after gain switching. During this period, RSSI value is not used for ED value calculation.</p> <p>Wait time[s] = 1/{Master clock frequency / CHFIL_BW_ADJ[CHFIL_BW: B0 0x54(6-0)] setting value / 8} × Wait time samples</p> <p>The relationship between the setting value and the wait time samples is as follows:</p> <p>000: 10 samples 001: 15 samples 010: 20 samples 011: 30 samples 100: 40 samples 101: 50 samples 110: 100 samples 111: 200 samples</p>
3	Reserved	0	R/W	
2:0	RSSI_STABLE[2:0]	101	R/W	<p>RSSI stabilization wait time setting</p> <p>* This period is RSSI stabilization time after gain switching. During this period, RSSI value is not used for ED value calculation.</p> <p>Wait time[s] = 1/{Master clock frequency / CHFIL_BW_ADJ[CHFIL_BW: B0 0x54(6-0)] setting value / 8} × Wait time samples</p> <p>The relationship between the setting value and the wait time samples is as follows:</p> <p>000: 10 samples 001: 15 samples 010: 20 samples 011: 30 samples 100: 40 samples 101: 50 samples 110: 100 samples 111: 200 samples</p>

(Note)

- Do not set 0x00 to this register. Please use the value specified in the “Initialization table”.

0x13[RSSI_MAG_ADJ]

Function: Scale factor setting for ED value conversion

Address: 0x13 (BANK1)

Reset value: 0x0D

Bit	Bit name	Reset value	R/W	Description
7:5	Reserved	000	R/W	
4	RSSI_MAG_D4	0	R/W	RSSI scaling factor 2 times setting 0: Do not apply 1: Apply
3	RSSI_MAG_D3	1	R/W	RSSI scaling factor 1 time setting 0: Do not apply 1: Apply
2	RSSI_MAG_D2	1	R/W	RSSI scaling factor 1/2 times setting 0: Do not apply 1: Apply
1	RSSI_MAG_D1	0	R/W	RSSI scaling factor 1/4 times setting 0: Do not apply 1: Apply
0	RSSI_MAG_D0	1	R/W	RSSI scaling factor 1/8 times setting 0: Do not apply 1: Apply

(Note)

1. For details, please refer to the “Energy Detection Value (ED Value) Adjustment”.
2. Please use the value specified in the “Initialization table”.
3. For this register, the setting value is calculated by adding up the scaling factors that are set to 0b1 (for example, when 0b1 is written to bit3 and bit1, the total scaling factor is the sum of 1 and 1/4, that is 1.25). Even if a calculated value is larger than 0xFF, it is limited to 0xFF.

0x14[Reserved]

Function:

Address:0x14 (BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	Reserved	0000_0000	R/W	

0x15[AFC/GC_CTRL]

Function: AFC /gain control setting

Address: 0x15 (BANK1)

Reset value: 0x81

Bit	Bit name	Reset value	R/W	Description
7	AFC_EN	1	R/W	AFC enable setting 0: disable AFC 1: enable AFC
6:2	Reserved	0_0000	R/W	
1:0	GC_MODE [1:0]	01	R/W	Gain control mode setting 00: High gain fix 01: High gain ↔ Low gain transition enable 10: Low gain fix 11: Reserved

(Note)

1. Please use the value specified in the “Initialization table”.

0x16[CRC_POLY3]

Function: CRC polynomial setting 3

Address:0x16 (BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7	Reserved	0	R/W	
6:0	CRC_POLY [30:24]	000_0000	R/W	CRC polynomial setting 3

[Description]

1. For details, please refer to the “CRC function”.

0x17[CRC_POLY2]

Function: CRC polynomial setting 2

Address:0x17 (BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	CRC_POLY [23:16]	0000_0000	R/W	CRC polynomial setting 2

[Description]

1. For details, please refer to the “CRC function”.

0x18[CRC_POLY1]

Function: CRC polynomial setting 1

Address:0x18 (BANK1)

Reset value:0x1E

Bit	Bit name	Reset name	R/W	Description
7:0	CRC_POLY [15:8]	0001_1110	R/W	CRC polynomial setting 1

[Description]

1. For details, please refer to the “CRC function”.

0x19[CRC_POLY0]

Function: CRC polynomial setting 0

Address:0x19 (BANK1)

Reset value:0xB2

Bit	Bit name	Reset name	R/W	Description
7:0	CRC_POLY [7:0]	1011_0010	R/W	CRC polynomial setting 0

[Description]

1. For details, please refer to the “CRC function”.

0x1A[PLL_DIV_SET]

Function: PLL frequency division setting

Address: 0x1A (BANK1)

Reset value: 0x01

Bit	Bit name	Reset value	R/W	Description
7	Reserved	0	R/W	
6	PLL_MODE_SEL	0	R/W	ML7345 PLL mode select setting 0: PLL mode is selected by PLL_MODE45 1: PLL mode is selected by PLL_MODE45C
5		0	R/W	
4	PLL_MODE45C	0	R/W	PLL2 dividing setting 0: No division 1: Divide by 2 * When this is set to 0b1, set 2 times as large as the desired frequency for the settings related to the PLL frequency. For the registers related to the PLL frequency, refer to the “Frequency Setting Function”.
3:2	Reserved	00	R/W	
1:0	PLL_MODE45	01	R/W	ML7345 PLL mode setting 00: No division 01: Divide by 6 10: Divide by 2

0x1B[TXFREQ_I]

Function: TX frequency setting (I counter)

Address:0x1B (BANK1)

Reset value:0x2A

Bit	Bit name	Reset value	R/W	Description
7:6	Reserved	00	R/W	
5:0	TXFREQ_I [5:0]	10_1010	R/W	TX frequency setting - I counter (Note) Reset value is 169.40625MHz when 6 division setting for PLL([PLL_DIV_SET: B1 0x1A]=0x01) is selected.

[Description]

1. For details, please refer to the “Channel #0 frequency setting”.

0x1C[TXFREQ_FH]

Function: TX frequency setting (F counter high 4bit)

Address:0x1C (BANK1)

Reset value:0x05

Bit	Bit name	Reset value	R/W	Description
7:4	Reserved	0000	R/W	
3:0	TXFREQ_F[19:16]	0101	R/W	TX frequency setting (F counter high 4bits) (Note) Reset value is 169.40625MHz when 6 division settig for PLL([PLL_DIV_SET: B1 0x1A]=0x01) is selected.

[Description]

For details, please refer to the “Channel #0 frequency setting”.

0x1D[TXFREQ_FM]

Function: TX frequency setting (F counter middle byte)

Address:0x1D (BANK1)

Reset value:0xA0

Bit	Bit name	Reset value	R/W	Description
7:0	TXFREQ_F[15:8]	1010_0000	R/W	TX frequency setting (F counter middle byte) (Note) Reset value is 169.40625MHz when 6 division settig for PLL([PLL_DIV_SET: B1 0x1A]=0x01) is selected.

[Description]

- For details, please refer to the “Channel #0 frequency setting”.

0x1E[TXFREQ_FL]

Function: TX frequency setting (F counter low byte)

Address:0x1E (BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	TXFREQ_F[7:0]	0000_0000	R/W	TX frequency setting (F counter low byte) (Note) Reset value is 169.40625MHz when 6 division settig for PLL([PLL_DIV_SET: B1 0x1A]=0x01) is selected.

[Description]

- For details, please refer to the “Channel #0 frequency setting”.

0x1F[RXFREQ_I]

Function: RX frequency setting (I counter)

Address:0x1F (BANK1)

Reset value:0x2A

Bit	Bit name	Reset value	R/W	Description
7:6	Reserved	00	R/W	
5:0	RXFREQ_I[5:0]	10_1010	R/W	RX frequency counter setting (I counter) (Note) Reset value is 169.40625MHz when 6 division settig for PLL([PLL_DIV_SET: B1 0x1A]=0x01) is selected.

[Description]

- For details, please refer to the “Channel #0 frequency setting”.

0x20[RXFREQ_FH]

Function: RX frequency setting (F counter high 4bit)

Address:0x20 (BANK1)

Reset value:0x05

Bit	Bit name	Reset value	R/W	Description
7:4	Reserved	0000	R/W	
3:0	RXFREQ_F[19:16]	0101	R/W	RX frequency setting F counter (high 4bit) (Note) Reset value is 169.40625MHz when 6 division settig for PLL([PLL_DIV_SET: B1 0x1A]=0x01) is selected.

[Description]

- For details, please refer to the “Channel #0 frequency setting”.

0x21[RXFREQ_FM]

Function: RX frequency setting (F counter middle byte)

Address:0x21 (BANK1)

Reset value:0xA0

Bit	Bit name	Reset value	R/W	Description
7:0	RXFREQ_F[15:8]	1010_0000	R/W	RX frequency setting F counter (middle byte) (Note) Reset value is 169.40625MHz when 6 division settig for PLL([PLL_DIV_SET: B1 0x1A]=0x01) is selected.

[Description]

- For details, please refer to the “Channel #0 frequency setting”.

0x22[RXFREQ_FL]

Function: RX frequency setting (F counter low byte)

Address:0x22 (BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	RXFREQ_F[7:0]	0000_0000	R/W	RX frequency setting F counter (low byte) (Note) Reset value is 169.40625MHz when 6 division settig for PLL([PLL_DIV_SET: B1 0x1A]=0x01) is selected.

[Description]

- For details, please refer to the “Channel #0 frequency setting”.

0x23[CH_SPACE_H]

Function: Channel space setting (high byte)

Address:0x23 (BANK1)

Reset value:0x0C

Bit	Bit name	Reset value	R/W	Description
7:0	CH_SPACE[15:8]	0000_1100	R/W	Channel space setting (high byte) (Note) Reset value is 12.5 kHz when 6 division settig for PLL([PLL_DIV_SET: B1 0x1A]=0x01) is selected.

[Description]

- For details, please refer to the “Channel space setting”.

0x24[CH_SPACE_L]

Function: Channel space setting (low byte)

Address:0x24 (BANK1)

Reset value:0xCC

Bit	Bit name	Reset value	R/W	Description
7:0	CH_SPACE[7:0]	1100_1100	R/W	Channel space setting (low byte) (Note) Reset value is 12.5 kHz when 6 division setting for PLL([PLL_DIV_SET: B1 0x1A]=0x01) is selected.

[Description]

- For details, please refer to the “Channel space setting”.

0x25[SYNC_WORD_LEN]

Function: SyncWord length setting

Address:0x25 (BANK1)

Reset value:0x10

Bit	Bit name	Reset value	R/W	Description
7:6	Reserved	00	R/W	
5:0	SYNC_WORD_LEN[5:0]	01_0000	R/W	SyncWord length setting (setting range:8 to 32, unit:bit) (Note) If setting is smaller than 0b00_0111, operate as 0b00_1000. (Note) If setting is larger than 0b10_0000, operate as 0b10_0000.

[Description]

- For details, please refer to the “SyncWord detection function”.

0x26[SYNC_WORD_EN]

Function: SyncWord enable setting

Address:0x26 (BANK1)

Reset value:0x0F

Bit	Bit name	Reset value	R/W	Description
7:4	Reserved	0000	R/W	
3	SYNC_WORD_EN3	1	R/W	SYNC_WORD[31:24] checking enable 0: disable 1: enable
2	SYNC_WORD_EN2	1	R/W	SYNC_WORD[23:16] checking enable 0: disable 1: enable
1	SYNC_WORD_EN1	1	R/W	SYNC_WORD[15:8] checking enable 0: disable 1: enable
0	SYNC_WORD_EN0	1	R/W	SYNC_WORD[7:0] checking enable 0: disable 1: enable

[Description]

- For details, please refer to the “SyncWord detection function”.

0x27[SYNCWORD1_SET0]

Function: SyncWord #1 setting (bit24 to 31)

Address:0x27 (BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	SYNC_WORD1[31:24]	0000_0000	R/W	SyncWord pattern #1 setting (bit24 to 31)

[Description]

- For details, please refer to the “SyncWord detection function”.

0x28[SYNCWORD1_SET1]

Function: SyncWord #1 setting (bit16 to 23)

Address:0x28 (BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	SYNC_WORD1[23:16]	0000_0000	R/W	SyncWord pattern #1 setting (bit16 to 23)

[Description]

1. For details, please refer to the “SyncWord detection function”.

0x29[SYNCWORD1_SET2]

Function: SyncWord #1 setting (bit8 to 15)

Address:0x29 (BANK1)

Reset value:0xF6

Bit	Bit name	Reset value	R/W	Description
7:0	SYNC_WORD1[15:8]	1111_0110	R/W	SyncWord pattern #1 setting (bit8 to 15)

[Description]

1. For details, please refer to the “SyncWord detection function”.

0x2A[SYNCWORD1_SET3]

Function: SyncWord #1 setting (bit0 to 7)

Address:0x2A (BANK1)

Reset value:0x8D

Bit	Bit name	Reset value	R/W	Description
7:0	SYNC_WORD1[7:0]	1000_1101	R/W	SyncWord pattern #1 setting (bit0 to 7)

[Description]

1. For details, please refer to the “SyncWord detection function”.

0x2B[SYNCWORD2_SET0]

Function: SyncWord #2 setting (bit24 to 31)

Address:0x2B (BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	SYNC_WORD2[31:24]	0000_0000	R/W	SyncWord pattern #2 setting (bit24 to 31)

[Description]

1. For details, please refer to the “SyncWord detection function”.

0x2C[SYNCWORD2_SET1]

Function: SyncWord #2 setting (bit16 to 23)

Address:0x2C (BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	SYNC_WORD2[23:16]	0000_0000	R/W	SyncWord pattern #2 setting (bit16 to 23)

[Description]

1. For details, please refer to the “SyncWord detection function”.

0x2D[SYNCWORD2_SET2]

Function: SyncWord #2 setting (bit8 to 15)

Address:0x2D (BANK1)

Reset value:0xF6

Bit	Bit name	Reset value	R/W	Description
7:0	SYNC_WORD2[15:8]	1111_0110	R/W	SyncWord pattern #2 setting (bit8 to 15)

[Description]

1. For details, please refer to the “SyncWord detection function”.

0x2E[SYNCWORD2_SET3]

Function: SyncWord #2 setting (bit0 to 7)

Address:0x2E (BANK1)

Reset value:0x72

Bit	Bit name	Reset value	R/W	Description
7:0	SYNC_WORD2[7:0]	0111_0010	R/W	SyncWord pattern #2 setting (bit0 to 7)

[Description]

1. For details, please refer to the “SyncWord detection function”.

0x2F[FSK_CTRL]

Function: GFSK/FSK modulation timing resolution setting

Address:0x2F (BANK1)

Reset value:0x04

Bit	Bit name	Reset value	R/W	Description
7:5	Reserved	000	R/W	
4	BT_SEL	0	R/W	BT select setting 0: FSK Frequency Deviation setting([FSK_DEV0_H/GFIL0: B1 0x32] ~ [FSK_DEV0_H/GFIL6: B1 0x38]) is valid 1: BT=0.3
3:1	GFSK_CLKX	010	R/W	GFSK clock setting 000: x1 clock 001: x2 clock 010: x4 clock 100: x8 clock Other setting: reserved
0	FSK_CLK_SET	0	R/W	GFSK/FSK modulation timing resolution setting 0: 4MHz resolution 1: 12MHz resolution (Note) please set 0b0.for ML7345

[Description]

- For details, please refer to the “Modulation setting”.

0x30[GFSK_DEV_H]

Function: GFSK frequency deviation setting (high 6bits)

Address:0x30 (BANK1)

Reset value:0x02

Bit	Bit name	Reset value	R/W	Description
7:6	Reserved	00	R/W	
5:0	GFSK_DEV[13:8]	00_0010	R/W	GFSK frequency deviation setting (high 6bits) (Note) combined together with [GFSK_DEV_L: B1 0x31] register. (Note) Reset value is 2.4kHz when 6 division settig for PLL([PLL_DIV_SET: B1 0x1A]=0x01) is selected.

[Description]

- For details, please refer to the “Modulation setting”.

0x31[GFSK_DEV_L]

Function: GFSK frequency deviation setting (low byte)

Address: 0x31 (BANK1)

Reset value:0x75

Bit	Bit name	Reset value	R/W	Description
7:0	GFSK_DEV[7:0]	0111_0101	R/W	GFSK frequency deviation setting (low byte) (Note) Combined together with [GFSK_DEV_H: B1 0x30] register. (Note) Reset value is 2.4kHz when 6 division settig for PLL([PLL_DIV_SET: B1 0x1A]=0x01) is selected.

[Description]

- For details, please refer to “Modulation setting”.

0x32[FSK_DEV0_H/GFIL0]

Function: FSK 1st frequency deviation setting (high byte) / Gaussian filter coefficient setting 0

Address: 0x32 (BANK1)

Reset value:0x24

Bit	Bit name	Reset value	R/W	Description
7:6	GFIL0[7:6]	00	R/W	Gaussian filter coefficient setting 0 (Note) Gaussian filter coefficient bit range is bit7-0.
5:0	FSK_DEV0[13:8]/ GFIL0[5:0]	10_0100	R/W	FSK 1 st frequency deviation setting (high 6bits)/ Gaussian filter coefficient setting 0 (Note) FSK 1 st frequency can be set combined with [FSK_DEV0_L/GFIL1: B1 0x33] register. Reset value is gaussian filter coefficient setting(BT = 0.5).

[Description]

1. For details, please refer to the “Modulation setting”.
2. Gaussian filter coefficient and FSK frequency deviation setting functions are shared in this register.

0x33[FSK_DEV0_L/GFIL1]

Function: FSK 1st frequency deviation setting (low byte) / Gaussian filter coefficient setting 1

Address: 0x33 (BANK1)

Reset value:0xD6

Bit	Bit name	Reset value	R/W	Description
7:0	FSK_DEV0[7:0]/ GFIL1[7:0]	1101_0110	R/W	FSK 1 st frequency deviation setting (low byte)/ Gaussian filter coefficient setting 1 (Note) FSK 1 st frequency can be set combined with [FSK_DEV0_H/GFIL0: B1 0x32] register. Reset value is gaussian filter coefficient setting(BT = 0.5).

[Description]

1. For details, please refer to the “Modulation setting”.
2. Gaussian filter coefficient and FSK frequency deviation setting functions are shared in this register.

0x34[FSK_DEV1_H/GFIL2]

Function: FSK 2nd frequency deviation setting (high byte) / Gaussian filter coefficient setting 2

Address: 0x34 (BANK1)

Reset value:0x19

Bit	Bit name	Reset value	R/W	Description
7:6	Reserved	00	R/W	
5:0	FSK_DEV1[13:8]/ GFIL2[4:0]	01_1001	R/W	FSK 2 nd frequency deviation setting (high byte)/ Gaussian filter coefficient setting 2 (Note) FSK 2 nd frequency can be set combined with [FSK_DEV1_L/GFIL3: B1 0x35] register. Reset value is gaussian filter coefficient setting(BT = 0.5).

[Description]

1. For details, please refer to the “Modulation setting”.
2. Gaussian filter coefficient and FSK frequency deviation setting functions are shared in this register.

0x35[FSK_DEV1_L/GFIL3]

Function: FSK 2nd frequency deviation setting (low byte) / Gaussian filter coefficient setting 3

Address: 0x35 (BANK1)

Reset value:0x29

Bit	Bit name	Reset value	R/W	Description
7:0	FSK_DEV1[7:0]/ GFIL3[5:0]	0010_1001	R/W	FSK 2 nd frequency deviation setting (low byte)/ Gaussian filter coefficient setting 3 (Note) FSK 2 nd frequency can be set combined with [FSK_DEV1_H/GFIL2: B1 0x34] register. Reset value is gaussian filter coefficient setting(BT = 0.5).

[Description]

1. For details, please refer to the “Modulation setting”.
2. Gaussian filter coefficient and FSK frequency deviation setting functions are shared in this register.

0x36[FSK_DEV2_H/GFIL4]

Function: FSK 3rd frequency deviation setting (high byte) / Gaussian filter coefficient setting 4

Address: 0x36 (BANK1)

Reset value:0x3A

Bit	Bit name	Reset value	R/W	Description
7:6	Reserved	00	R/W	
5:0	FSK_DEV2[13:8]/ GFIL4[5:0]	11_1010	R/W	FSK 3 rd frequency deviation setting (high byte)/ Gaussian filter coefficient setting 4 (Note) FSK 3 rd frequency can be set combined with [FSK_DEV2_L/GFIL5: B1 0x37] register. Reset value is gaussian filter coefficient setting(BT = 0.5).

[Description]

1. For details, please refer to the “Modulation setting”.
2. Gaussian filter coefficient and FSK frequency deviation setting functions are shared in this register.

0x37[FSK_DEV2_L/GFIL5]

Function: FSK 3rd frequency deviation setting (low byte) / Gaussian filter coefficient setting 5

Address: 0x37 (BANK1)

Reset value:0x48

Bit	Bit name	Reset value	R/W	Description
7:0	FSK_DEV2[7:0]/ GFIL5[6:0]	0100_1000	R/W	FSK 3 rd frequency deviation setting (low byte)/ Gaussian filter coefficient setting 5 (Note) FSK 3 rd frequency can be set combined with [FSK_DEV2_H/GFIL4: B1 0x36] register. Reset value is gaussian filter coefficient setting(BT = 0.5).

[Description]

1. For details, please refer to the “Modulation setting”.
2. Gaussian filter coefficient and FSK frequency deviation setting functions are shared in this register.

0x38[FSK_DEV3_H/GFIL6]

Function: FSK 4th frequency deviation setting (high byte) / Gaussian filter coefficient setting 6

Address: 0x38 (BANK1)

Reset value:0x4C

Bit	Bit name	Reset value	R/W	Description
7:6	GFIL6[7:6]	01	R/W	Gaussian filter coefficient setting 6 (Note) Gaussian filter coefficient bit range is bit7-0.
5:0	FSK_DEV3[13:8]/ GFIL6[5:0]	00_1100	R/W	FSK 4 th frequency deviation setting (high byte) / Gaussian filter coefficient setting 6 (Note) FSK 4 th frequency can be set combined with [FSK_DEV3_L: B1 0x39] register. Reset value is gaussian filter coefficient setting(BT = 0.5).

[Description]

1. For details, please refer to the “Modulation setting”.
2. Gaussian filter coefficient and FSK frequency deviation setting functions are shared in this register.

0x39[FSK_DEV3_L]

Function: FSK 4th frequency deviation setting (low byte)

Address: 0x39 (BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	FSK_DEV3[7:0]	0000_0000	R/W	FSK 4 th frequency deviation setting (low byte) (Note) FSK 4 th frequency can be set combined with [FSK_DEV3_H/GFIL6: B1 0x36] register. Reset value is 0kHz.

[Description]

1. For details, please refer to the “Modulation setting”.

0x3A[FSK_DEV4_H]

Function: FSK 5th frequency deviation setting (high byte)

Address: 0x3A (BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:6	Reserved	00	R/W	
5:0	FSK_DEV4[13:8]	00_0000	R/W	FSK 5 th frequency deviation setting (high byte) (Note) FSK 5 th frequency can be set combined with [FSK_DEV4_L: B1 0x3B] register. Reset value is 0kHz.

[Description]

1. For details, please refer to the “Modulation setting”.

0x3B[FSK_DEV4_L]

Function: FSK 5th frequency deviation setting (low byte)

Address: 0x3B (BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	FSK_DEV4[7:0]	0000_0000	R/W	FSK 5 th frequency deviation setting (low byte) (Note) FSK 5 th frequency can be set combined with [FSK_DEV4_H: B1 0x3A] register. Reset value is 0kHz.

[Description]

1. For details, please refer to the “Modulation setting”.

0x3C[FSK_TIM_ADJ4]

Function: FSK 4th frequency deviation hold time setting

Address: 0x3C (BANK1)

Reset value:0x2D

Bit	Bit name	Reset value	R/W	Description
7	Reserved	0	R/W	
6:0	FSK_TIM_ADJ4 [6:0]	010_1101	R/W	FSK 4 th frequency deviation hold time

[Description]

1. For details, please refer to the “Modulation setting”.

0x3D[FSK_TIM_ADJ3]

Function: FSK 3rd frequency deviation hold time setting

Address: 0x3D (BANK1)

Reset value:0x2D

Bit	Bit name	Reset value	R/W	Description
7	Reserved	0	R/W	
6:0	FSK_TIM_ADJ3[6:0]	010_1101	R/W	FSK 3 rd frequency deviation hold time

[Description]

1. For details, please refer to the “Modulation setting”.

0x3E[FSK_TIM_ADJ2]

Function: FSK 2nd frequency deviation hold time setting

Address: 0x3E (BANK1)

Reset value:0x2D

Bit	Bit name	Reset value	R/W	Description
7	Reserved	0	R/W	
6:0	FSK_TIM_ADJ2[6:0]	010_1101	R/W	FSK 2 nd frequency deviation hold time

[Description]

1. For details, please refer to the “Modulation setting”.

0x3F[FSK_TIM_ADJ1]

Function: FSK 1st frequency deviation hold time setting

Address: 0x3F (BANK1)

Reset value:0x2D

Bit	Bit name	Reset value	R/W	Description
7	Reserved	0	R/W	
6:0	FSK_TIM_ADJ[6:0]	010_1101	R/W	FSK 1 st frequency deviation hold time

[Description]

- For details, please refer to the “Modulation setting”.

0x40[FSK_TIM_ADJ0]

Function: FSK no-deviation frequency (carrier frequency) hold time setting

Address: 0x40 (BANK1)

Reset value:0x2D

Bit	Bit name	Reset value	R/W	Description
7	Reserved	0	R/W	
6:0	FSK_TIM_ADJ[6:0]	010_1101	R/W	FSK no-deviation frequency hold time

[Description]

- For details, please refer to the “Modulation setting”.

0x41[4FSK_DATA_MAP]

Function: 4FSK data mapping setting

Address: 0x41 (BANK1)

Reset value: 0xE1

Bit	Bit name	Reset value	R/W	Description
7:6	FSK_FREQ3[1:0]	11	R/W	Data setting for 4 th frequency deviation * Setting for the positive maximum frequency deviation.
5:4	FSK_FREQ2[1:0]	10	R/W	Data setting for 3 rd frequency deviation
3:2	FSK_FREQ1[1:0]	00	R/W	Data setting for 2 nd frequency deviation
1:0	FSK_FREQ0[1:0]	01	R/W	Data setting for 1 st frequency deviation * Setting for the negative maximum frequency deviation.

[Description]

- For details, please refer to the “Modulation setting”.
- The default value is Wireless M-Bus data mapping.

0x42[FREQ_ADJ_H]

Function: TX/RX frequency fine adjustment setting (high 2bits)

Address: 0x42 (BANK1)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	Description
7	FREQ_ADJ_SIGN	0	R/W	TX/RX frequency fine adjustment sign setting 0: Minus 1: Plus
6:2	Reserved	0_0000	R/W	
1:0	FREQ_ADJ[9:8]	00	R/W	TX/RX frequency fine adjustment setting (high 2bits) * Combined with 8bits of the [FREQ_ADJ_L:B1 0x43] register, this is calculated using a total of 10bits.

[Description]

- For details, please refer to the “Channel #0 frequency setting”.

0x43[FREQ_ADJ_L]

Function: TX/RX frequency adjustment setting (low byte)

Address: 0x43 (BANK1)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	Description
7:0	FREQ_ADJ[7:0]	0000_0000	R/W	TX/RX frequency fine adjustment setting (low byte) * Combined with 7bits of the [FREQ_ADJ_H:B1 0x42] register, this is calculated using a total of 15bits.

[Description]

- For details, please refer to the “Channel #0 frequency setting”.

0x44-0x47[Reserved]

Function:

Address: 0x41-0x47 (BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	Reserved	0000_0000	R/W	

0x48[2DIV_MODE]

Function: Average diversity mode setting

Address: 0x48 (BANK1)

Reset value:0x01

Bit	Bit name	Reset value	R/W	Description
7:5	Reserved	000	R/W	
4	SEARCH_MODE	0	R/W	Antenna diversity mode setting 0: disable Antenna diversity FAST mode 1: enable Antenna diversity FAST mode
3	Reserved	0	R/W	
2:0	2DIV_ED_AVG [2:0]	001	R/W	Average number of ED calculation during Antenna diversity 000: average 1 time 001: average 2 times 010: average 4 times 011: average 8 times 100: average 16 times 101: average 32 times Other than above: 16 times

[Description]

- For details, please refer to the “Diversity function”.

0x49[2DIV_SEARCH1]

Function: Antenna diversity search time setting

Address: 0x49 (BANK1)

Reset value:0x8E

Bit	Bit name	Reset value	R/W	Description
7	SEARCH_TIME_SET	1	R/W	Antenna diversity search time resolution setting 0 : 16μs 1 : 256μs (Note) apply to both SEARCH_TIME1[6:0] and SEARCH_TIME2[6:0] ([2DIV_SEARCH2:B1 0x4A(6-0)]).
6:0	SEARCH_TIME1[6:0]	000_1110	R/W	Antenna diversity search time setting 1

[Description]

- For details, please refer to the “Diversity function”.

0x4A[2DIV_SEARCH2]

Function: Antenna diversity search time setting

Address: 0x4A (BANK1)

Reset value:0x0E

Bit	Bit name	Reset value	R/W	Description
7	Reserved	0	R/W	
6:0	SEARCH_TIME2[6:0]	000_1110	R/W	Antenna diversity search time setting 2

[Description]

- For details, please refer to the “Diversity function”.

0x4B[2DIV_FAST_LVL]

Function: ED threshold level setting during Antenna diversity FAST mode

Address: 0x4B (BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	2DIV_FAST_LVL[7:0]	0000_0000	R/W	Antenna diversity FAST mode ED threshold level

0x4C[Reserved]

Function:

Address: 0x4C (BANK1)

Reset value:0x06

Bit	Bit name	Reset value	R/W	Description
7:0	Reserved	0000_0110	R/W	

0x4D[VCO_CAL_MIN_I]

Function: VCO calibration low limit frequency setting (I counter)

Address: 0x4D (BANK1)

Reset value:0x2A

Bit	Bit name	Reset value	R/W	Description
7:6	Reserved	00	R/W	
5:0	VCO_CAL_MIN_I[5:0]	10_1010	R/W	VCO calibration low limit frequency setting - I counter

[Description]

1. For details information of VCO calibration usage, please refer to the “VCO adjustment”.
2. For frequency setting method, please refer to the “VCO lower limit frequency setting”.

(Note)

1. For low limit frequency, please set the frequency 400kHz lower than frequency used.

0x4E[VCO_CAL_MIN_FH]

Function: VCO calibration low limit frequency setting (F counter high 4bits)

Address: 0x4E (BANK1)

Reset value:0x01

Bit	Bit name	Reset value	R/W	Description
7:4	Reserved	0000	R/W	
3:0	VCO_CAL_MIN_F[19:16]	0001	R/W	VCO calibration low limit frequency setting - F counter high 4bits

[Description]

1. For details information of VCO calibration usage, please refer to the “VCO adjustment”.
2. For frequency setting method, please refer to the “VCO lower limit frequency setting”.

(Note)

1. For low limit frequency, please set the frequency 400kHz lower than frequency used.

0x4F[VCO_CAL_MIN_FM]

Function: VCO calibration low limit frequency setting (F counter middle byte)

Address: 0x4F (BANK1)

Reset value:0xA0

Bit	Bit name	Reset value	R/W	Description
7:0	VCO_CAL_MIN_F[15:8]	1010_0000	R/W	VCO calibration low limit frequency setting - F counter middle byte

[Description]

1. For details information of VCO calibration usage, please refer to the “VCO adjustment”.
2. For frequency setting method, please refer to the “VCO lower limit frequency setting”.

(Note)

1. For low limit frequency, please set the frequency 400kHz lower than frequency used.

0x50[VCO_CAL_MIN_FL]

Function: VCO calibration low limit frequency setting (F counter low byte)

Address: 0x50 (BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	VCO_CAL_MIN_F[7:0]	0000_0000	R/W	VCO calibration low limit frequency setting - F counter low byte)

[Description]

1. For details information of VCO calibration usage, please refer to the “VCO adjustment”.
2. For frequency setting method, please refer to the “VCO lower limit frequency setting”.

(Note)

1. For low limit frequency, please set the frequency 400kHz lower than frequency used.

0x51[VCO_CAL_MAX_N]

Function: VCO calibration upper limit frequency setting

Address: 0x51 (BANK1)

Reset value:0x04

Bit	Bit name	Reset value	R/W	Description
7:4	Reserved	0000	R/W	
3:0	VCO_CAL_MAX_N[3:0]	0010	R/W	VCO calibration upper frequency limit range setting (ΔF from low limit frequency) 0000: 0MHz 0001: 0.75 MHz 0010: 1.5 MHz 0011: 3 MHz 0100: 6 MHz 0101: 12 MHz 0110: 24 MHz 0111: 48 MHz Other setting: prohibit

[Description]

1. For details information of VCO calibration usage, please refer to the “VCO adjustment”.
2. For frequency setting method, please refer to the “VCO upper limit frequency setting”.

(Note)

1. For upper limit frequency, please set the frequency range that includes the frequency used.

0x52[VCAL_MIN]

Function: VCO calibration low limit value indication and setting

Address: 0x52 (BANK1)

Reset value:0x40

Bit	Bit name	Reset value	R/W	Description
7	Reserved	0	R/W	
6:0	VCAL_MIN[6:0]	100_0000	R/W	VCO calibration low limit value (Note) after calibration by [VCO_CAL_START: B0 0x6F], value will be saved automatically.

[Description]

1. For details usage of VCO calibration, please refer to the “VCO adjustment”.

0x53[VCAL_MAX]

Function: VCO calibration upper limit value indication and setting

Address: 0x53 (BANK1)

Reset value:0x40

Bit	Bit name	Reset value	R/W	Description
7	Reserved	0	R/W	
6:0	VCAL_MAX[6:0]	100_0000	R/W	VCO calibration upper limit value (Note) after calibration by [VCO_CAL_START: B0 0x6F], value will be saved automatically.

[Description]

1. For details usage of VCO calibration, please refer to the “VCO adjustment”.

0x54-0x55[Reserved]

Function:

Address: 0x54-0x55 (BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	Reserved	0000_0000	R/W	

0x56[DEMOD_SET0]

Function: Demodulator configuration 0

Address: 0x56 (BANK1)

Reset value: 0x50

Bit	Bit name	Reset value	R/W	Description
7	CHFIL_WIDE_SYNC	0	R/W	Channel Filter Wideband setting before synchronization 0: Channel filter band width are set with CHFIL_BW_ADJ([CHFIL_BW: B0 0x54(6-0)]) always 1: Channel filter band width are double width set with CHFIL_BW_ADJ before synchronization. After synchronized channel filter band width is set with CHFIL_BW_ADJ
6	IQ_INV	1	R/W	IQ invert function 0: Do not invert 1: Invert
5	Reserved	0	R/W	
4	STR_LIM_ON	1	R/W	Symbol timing recovery limiter setting 0: Turn off the limiter 1: Turn on the limiter
3	STR_HOLD_ON	0	R/W	Symbol timing recovery setting 0: Constantly track symbol timing 1: Keep symbol timing after SFD detection
2	AFC_LIM_OFF	0	R/W	AFC limiter setting 0: Turn on the AFC limiter 1: Turn off the AFC limiter
1	AFC_HOLD_ON	0	R/W	AFC mode setting 0: Constantly perform AFC 1: Turn off AFC after SFD detection
0	AFC_OFF_EN	0	R/W	AFC OFF enable setting 0: enable (perform AFC) 1: disable (not perform AFC)

0x57[DEMOD_SET1]

Function: Demodulator configuration 1

Address: 0x57 (BANK1)

Reset value: 0x04

Bit	Bit name	Reset value	R/W	Description
7:6	Reserved	00	R/W	
5:4	DEM_FIL2[1:0]	00	R/W	Demodulator filter setting 2 00: No averaging 01: 2 times average 10: 4 times average 11: 8 times average
3	Reserved	0	R/W	
2:0	DEM_FIL[2:0]	0100	R/W	Demodulator filter bandwidth setting 000: Master clock frequency/8x(1/120) 001: Master clock frequency/8x(1/100) 010: Master clock frequency/8x(7/600) 011: Master clock frequency/8x(1/75) 100: Master clock frequency/8x(3/200) 101: Master clock frequency/8x(1/60) 110: Master clock frequency/8x(1/30) 111: Master clock frequency/8x(1/30)

(Note)

1. Please use the value specified in the “Initialization table”.

0x58[DEMOD_SET2]

Function: Demodulator configuration 2

Address: 0x58 (BANK1)

Reset value: 0x01

Bit	Bit name	Reset value	R/W	Description
7:3	Reserved	0_0000	R/W	
2:0	DEM_GAIN[2:0]	001	R/W	Demodulator gain setting Gain = (Setting value+1)/2

(Note)

1. Please use the value specified in the “Initialization table”.

0x59[DEMOD_SET3]

Function: Demodulator configuration 3

Address: 0x59 (BANK1)

Reset value: 0x14

Bit	Bit name	Reset value	R/W	Description
7:0	DEM_4FSK_TH[7:0]	0001_0100	R/W	4FSK threshold level setting

(Note)

1. Please use the value specified in the “Initialization table”.

0x5A-0x5B[Reserved]

Function:

Address: 0x5A-0x5B (BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	Reserved	0000_0000	R/W	

0x5C[DEMOD_SET6]

Function: Demodulator configuration 6

Address: 0x5C (BANK1)

Reset value:0x12

Bit	Bit name	Reset value	R/W	Description
7:0	RXDEV_RANGE[7:0]	0001_0010	R/W	RX frequency deviation range setting setting value = RX frequency deviation range[Hz] * 512 / {Master clock frequency[Hz] / 8 / CHFIL_BW_ADJ([CHFIL_BW: B0 0x54(6-0)])}

(Note)

1. The value specified in “Initialization table” is recommended.

0x5D[DEMODO_SET7]

Function: Demodulator configuration 7

Address: 0x5D (BANK1)

Reset value:0x0D

Bit	Bit name	Reset value	R/W	Description
7:0	AFC_LIM[7:0]	0000_1101	R/W	AFC tacking range setting setting value = RX frequency deviation range[Hz] * 2048 / {Master clock frequency[Hz] / 8 / CHFIL_BW_ADJ([CHFIL_BW: B0 0x54(6-0)])} × Demodulator gain (DEM_GAIN([DEMODO_SET: B1 0x58(2-0)])} (Note) This setting is valid when AFC_LIM_OFF(DEMODO_SET0: B1 0x56(2)) = 0b0.

(Note)

1. The value specified in “Initialization table” is recommended.

0x5E[DEMODO_SET8]

Function: Demodulator configuration 8

Address: 0x5E (BANK1)

Reset value: 0x05

Bit	Bit name	Reset value	R/W	Description
7:3	Reserved	0_0000	R/W	
2:0	PLL_AFC_SHIFT[2:0]	101	R/W	PLL-AFC magnification adjustment 1

(Note)

1. Please use the value specified in the “Initialization table”.

0x5F[DEMODO_SET9]

Function: Demodulator configuration 9

Address: 0x5F (BANK1)

Reset value:0x6C

Bit	Bit name	Reset value	R/W	Description
7:0	PLL_AFC_CO[7:0]	0110_1100	R/W	PLL-AFC magnification adjustment 2

(Note)

1. Please use the value specified in the “Initialization table”.

0x60[DEMODO_SET10]

Function: Demodulator configuration 10

Address: 0x60 (BANK1)

Reset value:0x06

Bit	Bit name	Reset value	R/W	Description
7:5	Reserved	000	R/W	
4:0	STR_PB_LEN[4:0]	0_0110	R/W	Demodulator preamble detection threshold value setting

(Note)

1. Please use the value specified in the “Initialization table”.

0x61[DEMOD_SET11]

Function: Demodulator configuration 11

Address: 0x61 (BANK1)

Reset value:0x08

Bit	Bit name	Reset value	R/W	Description
7:5	Reserved	000	R/W	
4:0	STR_PB_LEN_DIV[4:0]	0_1000	R/W	Demodulator preamble detection threshold value setting (during diversity)

(Note)

1. Please use the value specified in the “Initialization table”.

0x62[ADDR_CHK_CTR_H]

Function: Address check counter indication (high 3bits)

Address: 0x62 (BANK1)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	Description
7:3	Reserved	0_0000	R/W	
2:0	ADDR_CHK_CTR[10:8]	000	R	Indicating the number of packets mismatch during Field checking (high 3bits) * Combined with 8bits of the [ADDR_CHK_CTR_L:B1 0x63] register. * Max. count is 2047. Count value can be cleared by STATE_CLR4([STATE_CLR: B0 0x16(4)]).

[Description]

1. For details, please refer to the “Field checking function”.

0x63[ADDR_CHK_CTR_L]

Function: Address check counter indication (low byte)

Address: 0x63 (BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	ADDR_CHK_CTR[7:0]	0000_0000	R	Indicating the number of packets mismatch during Field checking (low byte) For details, please refer to “[ADDR_CHK_CTR_H:B1 0x62]” register.

[Description]

1. For details, please refer to the “Field checking function”.

0x64[WHT_INIT_H]

Function: Whiteing initialized state setting (high 1bit)

Address: 0x64 (BANK1)

Reset value:0x01

Bit	Bit name	Reset value	R/W	Description
7:1	Reserved	000_0000	R/W	
0	WHT_INIT[8]	1	R/W	Whiteing initialized state setting (high 1bit)

[Description]

1. For details, please refer to the “Data Whitening function”.

0x65[WHT_INIT_L]

Function: Whiteing initialized state setting (low byte)

Address: 0x65 (BANK1)

Reset value:0xFF

Bit	Bit name	Reset value	R/W	Description
7:0	WHT_INIT[7:0]	1111_1111	R/W	Whiteing initialized state setting (low byte)

[Description]

1. For details, please refer to the “Data Whitening function”.

0x66[WHT_CFG]

Function: Whiteing polynomial setting

Address: 0x66 (BANK1)

Reset value:0x08

Bit	Bit name	Reset value	R/W	Description
7:0	WHT_CFG[7:0]	0000_1000	R/W	Whiteing polynomial setting

[Description]

1. For details, please refer to the “Data Whitening function”.

0x67-0x7B[Reserved]

Function:

Address: 0x67-0x7B (BANK1)

Reset value:

Bit	Bit name	Reset value	R/W	Description
7:0	Reserved		R/W	

0x7C[TX_RATE2_H]

Function: TX data rate conversion setting 2 (high 4bits)

Address: 0x7C (BANK1)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	Description
7:5	Reserved	000	R/W	
4	TX_RATE2_EN	0	R/W	TX data rate conversion setting 2 enable 0: disable 1: enable * When this is set to 0b1, TX data rate conversion setting of [TX_RATE2_H/L: B1 0x7C/7D] is enabled.
3:0	TX_RATE2[11:8]	0000	R/W	TX data rate conversion setting 2 (high 4bits) * Combined with 8bits of the [TX_RATE2_L: B1 0x7D] register, this is calculated using a total of 12bits. * Valid only for TX_RATE2_EN = 0b1. For data rate setting by [TX_RATE_H/L: B1 0x02/03], set a value calculated by the following formula to adjust data rate deviation, if it is larger. Setting value = round [$\{1 / \text{Data rate (bps)}\} - \{1 / (\text{Master clock frequency(Hz)} / \text{TX_RATE}[11:0]) \times 9\} / \{1 / \text{Master clock frequency (Hz)}\}$] * For details, please refer to the "Data rate setting function".

0x7D[TX_RATE2_L]

Function: TX data rate conversion setting 2 (low byte)

Address: 0x7D (BANK1)

Reset value: 0x00

Bit	Bit name	Reset value	R/W	Description
7:0	TX_RATE2[7:0]	0000_0000	R/W	TX data rate conversion setting 2 (low byte) * For details, please refer to [TX_RATE2_H: B0 0x7C] register.

0x7E[Reserved]

Function:

Address: 0x7E (BANK1)

Reset value:0x00

Bit	Bit name	Reset value	R/W	Description
7:0	Reserved	0000_0000	R/W	

0x7F[ID_CODE]

Function: ID code indication

Address: 0x7F (BANK1)

Reset value:0x57(ML7345) / 0x58(ML7345C)

Bit	Bit name	Reset value	R/W	Description
7:0	ID[7:0]	0101_0111 0101_1000	R/W	ID code 0x57: ML7345 0x58: ML7345C

•Register Bank2

0x40[VTUNE_COMP_ON]

Function: VCO adjustment voltage result display enable
Address: 0x40 (BANK2)
Reset value:0x00

Bit	Bit name	Reset value	R/W	description
7:6	Reserved	00	R/W	
5	VTUNE_COMP_ON	0	R/W	VCO adjustment voltage result display enable setting 1: VCO adjustment voltage result display enable 0: VCO adjustment voltage result display disable
4:0	Reserved	0_0000	R/W	

●Register Bank3

0x00[BANK_SEL]

Function: Register access bank selection

Address:0x00 (BANK3)

Reset value:0x11

Bit	Bit name	Reset value	R/W	description
7	B3_ACEN	0	R/W	BANK3 register access enable 0: access disable 1: access enable
6	B2_ACEN	0	R/W	BANK2 register access enable 0: access disable 1: access enable
5	B1_ACEN	0	R/W	BANK1 register access enable 0: access disable 1: access enable
4	B0_ACEN	1	R/W	BANK0 register access enable 0: access disable 1: access enable
3-0	BANK[3:0]	0001	R/W	BANK selection 0b0001: BANK0 access 0b0010: BANK1 access 0b0100: BANK2 access 0b1000: BANK3 access Other setting: prohibit

(Note)

1. During VCOcalibration operation, do not access BANK1 registers.
2. Register access can be done by CLK_INIT_DONE([CLK_SET1: B0 0x02(7)])=0b0.
But the registers related to RF status has to be accessed after CLK_INIT_DONE=0b1.

0x23[2MODE_DET]

Function: 2 modes detection setting (MODE-T and MODE-C)


Address:0x23 (BANK3)

Reset value:0x00


Bit	Bit name	Reset value	R/W	description
7:1	Reserved	0000_000	R/W	
0	2MODE_DET_EN	0	R/W	Receiving mode setting 0: receiving Mode-C only 1: receiveing both Mode-T and Mode -C (Note) mode chang is inhibited in the RX_ON state. Please change in the TRX_OFF state.

■Application circuit

The below diagram does not show decoupling capacitors for LSI power pins.
 10uF decoupling capacitor should be placed to common 3.3V power pins .
 MURATA LQW15series inductors are recommended.



■Package Dimensions




Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact a ROHM sales office for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

■Footprint Pattern

When laying out PC boards, it is important to design the foot pattern so as to give consideration to ease of mounting, bonding, positioning of parts, reliability, wiring, and elimination of solder bridges.

The optimum design for the foot pattern varies with the materials of the substrate, the sort and thickness of used soldering paste, and the way of soldering. Therefore when laying out the foot pattern on the PC boards, refer to this figure which mean the mounting area that the package leads are allowable for soldering PC boards.



■Revision History

Document No.	Release date	page		Revision description
		Before revision	After revision	
FEDL7345C-01	Nov 21, 2018	-	-	initial release
FEDL7345C-02	Apr 23, 2019	149	150	Registers: Wrote a note to TX_CRC_EN bit of PKT_CTRL2 register.
		148	149	Registers: Wrote a note to EXT_PKT_MODE bits of PKT_CTRL1 register.
		7-8	7-8	PIN Definitions: Added Definition in reset state.
		225	228	Amended the calculation formula of [DEMODO_SET7: B1 0x5D] as follows: Before the amendment: setting value = RX frequency deviation range [Hz]*2048 /(Master clock frequency[Hz]/8/CHFIL_BW_ADJ([CHFIL_BW: B0 0x54(6-0)])) After the amendment: setting value = RX frequency deviation range [Hz]*1024 /(Master clock frequency[Hz]/8/CHFIL_BW_ADJ([CHFIL_BW: B0 0x54(6-0)])) × demodulator gain (DEM_GAIN([DEMODO_SET: B1 0x58(2-0)]))
		62	62	4FSK modulation setting: Update frequency deviation setting.
		162	162	Registers: added note (restriction) to [TXFIFO_THRL: B0 0x18]
		125	125	Added note for the process at Sync error occurrence
		8	8	[Pin Definitions]-[Reulator Pins] delete description(*1)
		18	18	[Electrical Characteristics]-[Reset Characteristics] delete "RESETN rising edge delay time"
		45	45	[Function Description]-[PacketHandling Function]-[FIFO control function] added note(4)
		178	181	[SYNC_CONDITION1: B0 0x45] added register description
		-	94	LSI Adjustment items and Adjustment Method-VCO Adjustment: Added description of VTUNE_COMP_ON setting.
		-	145-232	Registers: Added description of [VTUNE_COMP_ON: B2 0x40].
		131	132	[Timing Chart]-[Start-up] Revised Timing Chart.
		131	132	[Timing Chart]-[Start-up] added note(4)
		84	84	[Functional Description]-[Other Functions]-[Interrupt generation function] Revised VCO calibration completion interrupt timing.
		95	95	[LSI Adjustment items and Adjustment Method]-[VCO adjustment] Correct VCO calibration range setting(delete 76.5, 96MHz)
		221	224	[VCO_CAL_MAX_N: B1 0x51] Correct VCO calibration range setting(delete 76.5, 96MHz)
		80	80	[RX Related Function]-[CCA (Clear Channel Assessment) function]-[CCA threshold setting] Revised T.B.D.

(Note) Corrections in spelling , improvements in the description are not included in the Revision history.

NOTES

- 1) The information contained herein is subject to change without notice.
- 2) Although LAPIS Semiconductor is continuously working to improve product reliability and quality, semiconductors can break down and malfunction due to various factors. Therefore, in order to prevent personal injury or fire arising from failure, please take safety measures such as complying with the derating characteristics, implementing redundant and fire prevention designs, and utilizing backups and fail-safe procedures. LAPIS Semiconductor shall have no responsibility for any damages arising out of the use of our Products beyond the rating specified by LAPIS Semiconductor.
- 3) Examples of application circuits, circuit constants and any other information contained herein are provided only to illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.
- 4) The technical information specified herein is intended only to show the typical functions of the Products and examples of application circuits for the Products. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of LAPIS Semiconductor or any third party with respect to the information contained in this document; therefore LAPIS Semiconductor shall have no responsibility whatsoever for any dispute, concerning such rights owned by third parties, arising out of the use of such technical information.
- 5) The Products are intended for use in general electronic equipment (i.e. AV/OA devices, communication, consumer systems, gaming/entertainment sets) as well as the applications indicated in this document.
- 6) The Products specified in this document are not designed to be radiation tolerant.
- 7) For use of our Products in applications requiring a high degree of reliability (as exemplified below), please contact and consult with a LAPIS Semiconductor representative: transportation equipment (i.e. cars, ships, trains), primary communication equipment, traffic lights, fire/crime prevention, safety equipment, medical systems, servers, solar cells, and power transmission systems.
- 8) Do not use our Products in applications requiring extremely high reliability, such as aerospace equipment, nuclear power control systems, and submarine repeaters.
- 9) LAPIS Semiconductor shall have no responsibility for any damages or injury arising from non-compliance with the recommended usage conditions and specifications contained herein.
- 10) LAPIS Semiconductor has used reasonable care to ensure the accuracy of the information contained in this document. However, LAPIS Semiconductor does not warrant that such information is error-free and LAPIS Semiconductor shall have no responsibility for any damages arising from any inaccuracy or misprint of such information.
- 11) Please use the Products in accordance with any applicable environmental laws and regulations, such as the RoHS Directive. For more details, including RoHS compatibility, please contact a ROHM sales office. LAPIS Semiconductor shall have no responsibility for any damages or losses resulting non-compliance with any applicable laws or regulations.
- 12) When providing our Products and technologies contained in this document to other countries, you must abide by the procedures and provisions stipulated in all applicable export laws and regulations, including without limitation the US Export Administration Regulations and the Foreign Exchange and Foreign Trade Act.
- 13) This document, in part or in whole, may not be reprinted or reproduced without prior consent of LAPIS Semiconductor.

Copyright 2014-2019 LAPIS Semiconductor Co., Ltd.

LAPIS Semiconductor Co.,Ltd.

2-4-8 Shinyokohama, Kouhoku-ku,
Yokohama 222-8575, Japan
<http://www.lapis-semi.com/en/>